brunaanog / Object-Tracking-and-Detection-on-FPGA-Board-Cyclone-II
☆14Updated 8 years ago
Related projects ⓘ
Alternatives and complementary repositories for Object-Tracking-and-Detection-on-FPGA-Board-Cyclone-II
- Vivado HLS code for object detection using MOG, opening and closing operations and BLOB detection☆6Updated 5 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆66Updated 6 years ago
- SpinalHDL AdderNet MNIST☆9Updated 3 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- To help machines learn what we human beings are doing via a camera is important. Once it comes true, machines can make different response…☆51Updated 6 years ago
- ☆34Updated 9 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆58Updated 4 years ago
- Convolution Neural Network of vgg19 model in verilog☆43Updated 6 years ago
- ECE563 Final Project - FPGA based camera tracking☆17Updated 10 years ago
- SDRAM controller with AXI4 interface☆78Updated 5 years ago
- hls code zynq 7020 pynq z2 CNN☆77Updated 5 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆23Updated 5 years ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆65Updated last year
- 2019 SEU-Xilinx Summer School☆46Updated 5 years ago
- Pynq projects and guides☆27Updated 6 years ago
- An LeNet RTL implement onto FPGA☆39Updated 6 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆98Updated 4 years ago
- Image capture, image filtering and image display (VGA) : picture in picture, edge detection, gray image and smooth image☆59Updated 10 years ago
- 使用FPGA实现CNN模型☆13Updated 5 years ago
- SPI interface connect to APB BUS with Verilog HDL☆25Updated 3 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆46Updated 4 years ago
- FPGA/AES/LeNet/VGG16☆88Updated 6 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆36Updated 11 months ago
- Zynq-7000 DPU TRD☆43Updated 5 years ago
- A 2D convolution hardware implementation written in Verilog☆42Updated 3 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆89Updated 11 months ago
- General Purpose AXI Direct Memory Access☆44Updated 6 months ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆35Updated 7 years ago
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆42Updated 4 years ago