XAli-SHX / FPGA-Implementation-of-Image-Processing-for-MNIST-Dataset-Based-on-CNN-AlgorithmView external linksLinks
FPGA Implementation of Image Processing for MNIST Dataset Based on Convolutional Neural Network Algorithm (CNN)
☆11Dec 12, 2023Updated 2 years ago
Alternatives and similar repositories for FPGA-Implementation-of-Image-Processing-for-MNIST-Dataset-Based-on-CNN-Algorithm
Users that are interested in FPGA-Implementation-of-Image-Processing-for-MNIST-Dataset-Based-on-CNN-Algorithm are comparing it to the libraries listed below
Sorting:
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 4 years ago
- ☆11Dec 18, 2022Updated 3 years ago
- ☆10Nov 22, 2022Updated 3 years ago
- A Verilog implementation of a hand-written digit recognition Neural Network☆10Nov 16, 2024Updated last year
- An FPGA design for simulating biological neurons☆17Jul 5, 2024Updated last year
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆16Jun 5, 2023Updated 2 years ago
- A neural network built in Verilog for the DE1-SoC FPGA board for handwritten digit recognition.☆18Oct 11, 2019Updated 6 years ago
- CS4362 - Hardware Description Languages. Implemented SNN on an FPGA for real-time image processing using VHDL☆23Dec 29, 2023Updated 2 years ago
- Framework for radix encoded SNN on FPGA☆18Dec 7, 2021Updated 4 years ago
- A CNN-based hardware digit/image recognition module designed on PyTorch and then implemented with Verilog on FPGA☆21Oct 17, 2022Updated 3 years ago
- An automated HDC platform☆11Jan 29, 2026Updated 2 weeks ago
- A CircuitPython driver class for the NAU7802 24-bit ADC☆13Oct 20, 2025Updated 3 months ago
- Converting Boolean expressions to CMOS Circuits☆11Oct 6, 2020Updated 5 years ago
- verilog CNN generator for FPGA☆34Jan 4, 2021Updated 5 years ago
- Design of BandGapReference Circuit using Sky130 PDK☆10Oct 30, 2021Updated 4 years ago
- Vector Symbolic Architecture library☆11Mar 27, 2023Updated 2 years ago
- 双目图像拼接，双目相机立体匹配，得到深度图像等。☆11Apr 27, 2020Updated 5 years ago
- This place provide different SRAM cells netlist to be simulated with HSpice tool in sub-20nm FinFET technologies.☆12Dec 31, 2020Updated 5 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- RC/LED PWM Controller for AI RC Car☆14Nov 11, 2025Updated 3 months ago
- yolov5-acceleration-fpga☆10Jun 25, 2025Updated 7 months ago
- HBM Modernized - 1.20.1 port of well-known HBM's NTM☆31Updated this week
- FPGA Design of a Spiking Neural Network.☆46May 15, 2024Updated last year
- Quantization-aware training with spiking neural networks☆51Feb 18, 2022Updated 3 years ago
- [TVLSI 2025] ACiM Inference Simulation Framework in "ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits"☆25Sep 9, 2025Updated 5 months ago
- A library that you can use to build spiking neural network brains for your Arduino robots! Largely allows you to follow the paradigms of …☆10Nov 21, 2015Updated 10 years ago
- Tensor Processing Unit implementation in Verilog☆13Mar 18, 2025Updated 10 months ago
- Lecture Material on Deep Learning Inference using FPGA☆12Jun 9, 2020Updated 5 years ago
- This repository contains the models and training scripts used in the papers: "Quantizing Spiking Neural Networks with Integers" (ICONS 20…☆13Oct 20, 2020Updated 5 years ago
- CPU implementation of the Image stitching using FAST. For FPGA implementation visit tharaka27-SocStitcher.☆12Jun 19, 2020Updated 5 years ago
- Official Repo for "Multi-objective Differentiable Neural Architecture Search"☆15Jul 12, 2024Updated last year
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Jan 6, 2023Updated 3 years ago
- ☆10Apr 21, 2025Updated 9 months ago
- Neuromorphic ASIC with 96 neurons on Tiny Tapeout 7☆11May 25, 2024Updated last year
- Extract an entire quiz from Socrative Student using this extention, without wait for the next question! View everything at once!☆12Jan 14, 2024Updated 2 years ago
- Integrating Event-based Dynamic Vision Sensors with Sparse Hyperdimensional Computing☆12Jul 9, 2020Updated 5 years ago
- Kratos: An FPGA Benchmark for Unrolled Deep Neural Networks with Fine-Grained Sparsity and Mixed Precision☆12Jan 19, 2026Updated 3 weeks ago
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆13Feb 16, 2024Updated last year
- ☆10Dec 5, 2020Updated 5 years ago