PeterOgden / ZCU104_VideoDemoLinks
PYNQ demo as seen at FPL 2018
☆22Updated 4 years ago
Alternatives and similar repositories for ZCU104_VideoDemo
Users that are interested in ZCU104_VideoDemo are comparing it to the libraries listed below
Sorting:
- This project is trying to create a base vitis platform to run with DPU☆48Updated 5 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107Updated 7 years ago
- ☆60Updated 5 years ago
- ☆90Updated 5 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆93Updated 6 years ago
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆15Updated 8 years ago
- ☆68Updated 6 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆154Updated 5 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53Updated 7 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 6 years ago
- CNN based Deep Learning for Detecting COVID-19 from X-Ray images.The Deep Learning is deployed in AWS IoT GreenGrass with Xilinx ZCU104 …☆20Updated 5 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- Systolic-array based Deep Learning Accelerator generator☆27Updated 4 years ago
- Deploy CNN accelerator in embedded OS using SDSOC and Xilinx Ultrascale+ ZCU102 platform.☆25Updated 7 years ago
- Xilinx Deep Learning IP☆94Updated 4 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆30Updated 6 years ago
- Verilog Convolutional Neural Network on PYNQ☆28Updated 7 years ago
- ☆48Updated 7 years ago
- PYNQ Composabe Overlays☆73Updated last year
- An LSTM template and a few examples using Vivado HLS☆45Updated last year
- ☆117Updated 4 years ago
- Residual Binarized Neural Network☆43Updated 7 years ago
- Premade bitstreams and block designs to complemented the PYNQ overlay tutorial☆40Updated 3 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 6 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 6 years ago
- DPU on PYNQ☆228Updated last month
- ☆131Updated 3 months ago