louisliuwei / pynq-dpuLinks
Migrate Xilinx edge AI solution to PYNQ
☆17Updated 5 years ago
Alternatives and similar repositories for pynq-dpu
Users that are interested in pynq-dpu are comparing it to the libraries listed below
Sorting:
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆48Updated 5 years ago
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆64Updated 5 years ago
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆72Updated 5 years ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆76Updated 2 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆93Updated 6 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 6 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆28Updated 4 years ago
- hls code zynq 7020 pynq z2 CNN☆88Updated 6 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆52Updated 7 years ago
- 2019 SEU-Xilinx Summer School☆50Updated 6 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆115Updated 4 years ago
- ☆48Updated 7 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 6 years ago
- ☆91Updated 5 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆108Updated 7 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago
- Some attempts to build CNN on PYNQ.☆25Updated 6 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆74Updated 7 years ago
- ☆250Updated 5 years ago
- HLS implemented systolic array structure☆41Updated 8 years ago
- Convolutional Neural Network Using High Level Synthesis☆90Updated 5 years ago
- The CNN based on the Xilinx Vivado HLS☆37Updated 4 years ago
- DPU on PYNQ☆234Updated 4 months ago
- PYNQ, Neural network Language model, Overlay☆112Updated 6 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆103Updated last year
- 中文:☆107Updated 6 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆60Updated 4 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆38Updated 6 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆37Updated 5 years ago