louisliuwei / pynq-dpuLinks
Migrate Xilinx edge AI solution to PYNQ
☆17Updated 4 years ago
Alternatives and similar repositories for pynq-dpu
Users that are interested in pynq-dpu are comparing it to the libraries listed below
Sorting:
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆46Updated 5 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆93Updated 6 years ago
- ☆47Updated 7 years ago
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆72Updated 5 years ago
- 2019 SEU-Xilinx Summer School☆50Updated 6 years ago
- hls code zynq 7020 pynq z2 CNN☆82Updated 6 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆26Updated 3 years ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆75Updated last year
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53Updated 7 years ago
- PYNQ, Neural network Language model, Overlay☆110Updated 6 years ago
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆61Updated 5 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107Updated 7 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 6 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆73Updated 7 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆38Updated 6 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- ☆248Updated 4 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆98Updated last year
- 中文:☆102Updated 5 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 6 years ago
- ☆90Updated 5 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 6 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆90Updated 6 years ago
- A DNN Accelerator implemented with RTL.☆67Updated 8 months ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆114Updated 4 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆41Updated 5 years ago
- Pynq projects and guides☆29Updated 7 years ago
- ☆66Updated 6 years ago