Intelligent-Microsystems-Lab / QuantizedSNNs
This repository contains the models and training scripts used in the papers: "Quantizing Spiking Neural Networks with Integers" (ICONS 2020) and "Memory Organization for Energy-Efficient Learning and Inference in Digital Neuromorphic Accelerators" (ISCAS 2020).
☆13Updated 4 years ago
Alternatives and similar repositories for QuantizedSNNs:
Users that are interested in QuantizedSNNs are comparing it to the libraries listed below
- Framework for radix encoded SNN on FPGA☆13Updated 3 years ago
- A nest brain simulator based on FPGA(LIF NEURON)☆14Updated 3 years ago
- STBP is a way to train SNN with datasets by Backward propagation.Using this Repositories allows you to train SNNS with STBP and quantize …☆28Updated 3 years ago
- SATA_Sim is an energy estimation framework for Backpropagation-Through-Time (BPTT) based Spiking Neural Networks (SNNs) training and infe…☆26Updated 6 months ago
- ☆38Updated 3 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆82Updated 3 years ago
- Code for the ISCAS23 paper "The Hardware Impact of Quantization and Pruning for Weights in Spiking Neural Networks"☆11Updated last year
- MINT, Multiplier-less INTeger Quantization for Energy Efficient Spiking Neural Networks, ASP-DAC 2024, Nominated for Best Paper Award☆12Updated 11 months ago
- ☆18Updated 2 years ago
- training SNN with Resume algorithm☆11Updated 5 years ago
- ☆32Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆48Updated 3 years ago
- An energy simulation framework for BPTT-based SNN inference and training.☆15Updated last year
- ☆17Updated 4 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆33Updated 5 years ago
- Models and training scripts for "LSTMs for Keyword Spotting with ReRAM-based Compute-In-Memory Architectures" (ISCAS 2021).☆14Updated 4 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆55Updated 3 years ago
- Pytorch implementation of SEENN (Spiking Early Exit Neural Networks) (NeurIPS 2023)☆14Updated 4 months ago
- The official implementation of HPCA 2025 paper, Prosperity: Accelerating Spiking Neural Networks via Product Sparsity☆24Updated 2 months ago
- ☆17Updated 2 years ago
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆26Updated 5 years ago
- I will share some useful or interesting papers about neuromorphic processor☆21Updated 2 months ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆36Updated 5 years ago
- Neural Network-Hardware Co-design for Scalable RRAM-based BNN Accelerators☆11Updated 5 years ago
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆35Updated 4 years ago
- ☆45Updated 2 years ago
- [NeurIPS 2024] Advancing Training Efficiency of Deep Spiking Neural Networks through Rate-based Backpropagation☆14Updated 2 months ago
- Python2 / Brian2 implementation (attempt) of Normalized Approximate Descent based Supervised Learning Rule.☆12Updated 2 years ago
- LoAS: Fully Temporal-Parallel Dataflow for Dual-Sparse Spiking Neural Networks, MICRO 2024.☆10Updated 2 weeks ago
- ☆51Updated 2 years ago