Intelligent-Microsystems-Lab / QuantizedSNNsLinks
This repository contains the models and training scripts used in the papers: "Quantizing Spiking Neural Networks with Integers" (ICONS 2020) and "Memory Organization for Energy-Efficient Learning and Inference in Digital Neuromorphic Accelerators" (ISCAS 2020).
☆13Updated 4 years ago
Alternatives and similar repositories for QuantizedSNNs
Users that are interested in QuantizedSNNs are comparing it to the libraries listed below
Sorting:
- Framework for radix encoded SNN on FPGA☆14Updated 3 years ago
- MINT, Multiplier-less INTeger Quantization for Energy Efficient Spiking Neural Networks, ASP-DAC 2024, Nominated for Best Paper Award☆15Updated last year
- A nest brain simulator based on FPGA(LIF NEURON)☆14Updated 3 years ago
- ☆38Updated 3 years ago
- An energy simulation framework for BPTT-based SNN inference and training.☆16Updated last year
- I will share some useful or interesting papers about neuromorphic processor☆26Updated 6 months ago
- SATA_Sim is an energy estimation framework for Backpropagation-Through-Time (BPTT) based Spiking Neural Networks (SNNs) training and infe…☆28Updated 11 months ago
- ☆17Updated 4 years ago
- ☆19Updated 4 years ago
- STBP is a way to train SNN with datasets by Backward propagation.Using this Repositories allows you to train SNNS with STBP and quantize …☆30Updated 3 years ago
- The official implementation of HPCA 2025 paper, Prosperity: Accelerating Spiking Neural Networks via Product Sparsity☆35Updated 3 weeks ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆85Updated 3 years ago
- SNN on FPGA☆10Updated 3 years ago
- ☆18Updated 2 years ago
- Code for the ISCAS23 paper "The Hardware Impact of Quantization and Pruning for Weights in Spiking Neural Networks"☆11Updated 2 years ago
- Pytorch implementation of SEENN (Spiking Early Exit Neural Networks) (NeurIPS 2023)☆15Updated 9 months ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆34Updated 5 years ago
- ☆11Updated 5 years ago
- ☆55Updated 2 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆52Updated 4 years ago
- ☆37Updated last year
- My name is Fang Biao. I'm currently pursuing my Master degree with the college of Computer Science and Engineering, Si Chuan University, …☆52Updated 2 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆59Updated 4 years ago
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆38Updated 5 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆37Updated 6 years ago
- Ternary Spike: Learning Ternary Spikes for Spiking Neural Networks☆21Updated last year
- Training spiking networks with hybrid ann-snn conversion and spike-based backpropagation☆102Updated 4 years ago
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆25Updated 6 years ago
- Quantization-aware training with spiking neural networks☆47Updated 3 years ago
- ☆19Updated 2 years ago