This project is to design yolo AI accelerator in verilog HDL.
☆45Oct 8, 2026Updated 2 weeks ago
Alternatives and similar repositories for CNN_YOLO_AI_accelerator
Users that are interested in CNN_YOLO_AI_accelerator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Design a Low-cost-AI-Accelerator based on Google's Tensor Processing Unit Version 1 in TSMC 16nm☆23Sep 27, 2026Updated 3 weeks ago
- Implementing a LeNet-5 network to achieve hand-written digital's recognition with pure verilog.☆11Dec 9, 2024Updated last year
- Interactive explanation of the NV center in diamond using energy level diagrams. Includes visual, intuitive breakdown of optical and spin…☆52Aug 15, 2025Updated last year
- Advanced Verification Methodologies for RISC-V and related IP☆10Jan 16, 2023Updated 3 years ago
- tpu-systolic-array-weight-stationary☆26May 7, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Hardware Acceleration of Neural Networks for Event Camera-Based Object Detection on SoC FPGAs☆26Sep 16, 2026Updated last month
- RTL implementation of a ray-tracing GPU☆17Dec 18, 2012Updated 13 years ago
- IC设计中的一些经典书籍☆13Jul 28, 2020Updated 6 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆21Aug 14, 2026Updated 2 months ago
- 东秦第五届龙芯班仓库☆11Oct 22, 2023Updated 3 years ago
- ☆11Oct 10, 2019Updated 7 years ago
- Formal Verification of RISC V IM Processor☆12Mar 27, 2022Updated 4 years ago
- 大三上做的本科毕设，包含BNN的替代梯度训练，verilog电路实现，完成180nm工艺流片。☆29Jun 30, 2025Updated last year
- (Verilog) A simple convolution layer implementation with systolic array structure☆14May 9, 2022Updated 4 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 9 years ago
- FPGA systolic array AI engine☆38Jan 2, 2026Updated 9 months ago
- Verilog Implementation of the Number Theoretic Transform (NTT) and its inverse operation (INTT) utilizing modulo arithmetic for lattice-b…☆23Nov 18, 2025Updated 11 months ago
- ☆10Feb 21, 2023Updated 3 years ago
- ☆15Oct 27, 2024Updated last year
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器，支持yolov3-tiny的第一层卷积层计算，可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆248Oct 16, 2025Updated last year
- An Assortment of Convolutional Neural Networks☆11Mar 10, 2019Updated 7 years ago
- ☆34Sep 17, 2021Updated 5 years ago
- My MSc Thesis: Low Latency Router Microarchitecture for Network-on-Chip Implemented on an FPGA☆13Jun 26, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- FPGA accelerated TinyYOLO v2 object detection neural network☆78Jul 31, 2018Updated 8 years ago
- SystemVerilog Implementations of CUDA/TensorCore/TPU GEMM Operations☆22Apr 12, 2026Updated 6 months ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆79Jul 31, 2024Updated 2 years ago
- FPGA-based SNN Accelerator Toy☆50Apr 17, 2026Updated 6 months ago
- ☆32Jul 30, 2025Updated last year
- Image denoising using both traditional FFT-based filtering and a deep learning approach with DnCNN for comparative performance analysis.☆11Sep 11, 2026Updated last month
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆28Jul 4, 2019Updated 7 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆19Feb 27, 2021Updated 5 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的，只有主干网络部署在fpga上，片上资源无法支持整个网络所需资源，建议添加外部存储及DDR☆152Jul 20, 2023Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 13 years ago
- [Applied Intelligence 2022] Python code for ACP☆12Sep 5, 2023Updated 3 years ago
- This repository is used to store RTL code for combining a single video source from multiple video sources.☆20Oct 28, 2024Updated last year
- yolov5-acceleration-fpga☆11Jun 25, 2025Updated last year
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.☆39Aug 28, 2025Updated last year
- DRSAN repository☆10Aug 1, 2022Updated 4 years ago
- Final project for Computer Architecture FA16☆20Jan 5, 2017Updated 9 years ago