This project is to design yolo AI accelerator in verilog HDL.
☆40Jul 3, 2026Updated 3 weeks ago
Alternatives and similar repositories for CNN_YOLO_AI_accelerator
Users that are interested in CNN_YOLO_AI_accelerator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Design a Low-cost-AI-Accelerator based on Google's Tensor Processing Unit Version 1.☆23Jul 11, 2026Updated 2 weeks ago
- Interactive explanation of the NV center in diamond using energy level diagrams. Includes visual, intuitive breakdown of optical and spin…☆51Aug 15, 2025Updated 11 months ago
- tpu-systolic-array-weight-stationary☆25May 7, 2021Updated 5 years ago
- RTL implementation of a ray-tracing GPU☆16Dec 18, 2012Updated 13 years ago
- IC设计中的一些经典书籍☆13Jul 28, 2020Updated 6 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Formal Verification of RISC V IM Processor☆11Mar 27, 2022Updated 4 years ago
- ☆11Oct 10, 2019Updated 6 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆18Oct 19, 2024Updated last year
- 东秦第五届龙芯班仓库☆11Oct 22, 2023Updated 2 years ago
- 大三上做的本科毕设，包含BNN的替代梯度训练，verilog电路实现，完成180nm工艺流片。☆26Jun 30, 2025Updated last year
- (Verilog) A simple convolution layer implementation with systolic array structure☆14May 9, 2022Updated 4 years ago
- FPGA systolic array AI engine☆37Jan 2, 2026Updated 6 months ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器，支持yolov3-tiny的第一层卷积层计算，可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆248Oct 16, 2025Updated 9 months ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆18Feb 27, 2021Updated 5 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆34Sep 17, 2021Updated 4 years ago
- Verilog Implementation of the Number Theoretic Transform (NTT) and its inverse operation (INTT) utilizing modulo arithmetic for lattice-b…☆22Nov 18, 2025Updated 8 months ago
- FPGA-based SNN Accelerator Toy☆46Apr 17, 2026Updated 3 months ago
- An Assortment of Convolutional Neural Networks☆11Mar 10, 2019Updated 7 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆79Jul 31, 2018Updated 7 years ago
- SystemVerilog Implementations of CUDA/TensorCore/TPU GEMM Operations☆22Apr 12, 2026Updated 3 months ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆64Jul 31, 2024Updated last year
- Tensor Processing Unit implementation in Verilog☆15Mar 18, 2025Updated last year
- Hyperdimensional computing for language recognition: Matlab and RTL implementations☆38Jan 28, 2017Updated 9 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- [Applied Intelligence 2022] Python code for ACP☆12Sep 5, 2023Updated 2 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 13 years ago
- A 4x4 Weight Stationary Systolic Array Implementation☆15Oct 16, 2023Updated 2 years ago
- yolov5-acceleration-fpga☆11Jun 25, 2025Updated last year
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.☆37Aug 28, 2025Updated 11 months ago
- A bit-level sparsity-awared multiply-accumulate process element.☆19Jul 9, 2024Updated 2 years ago
- Final project for Computer Architecture FA16☆20Jan 5, 2017Updated 9 years ago
- DRSAN repository☆10Aug 1, 2022Updated 3 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆50Oct 14, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Router 1 x 3 verilog implementation☆15Sep 5, 2021Updated 4 years ago
- 最小和算法实现☆10Jul 12, 2020Updated 6 years ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆34Jun 30, 2021Updated 5 years ago
- An automated HDC platform☆11Mar 16, 2026Updated 4 months ago
- Systolic Array implementation for ASIC Course☆15Nov 26, 2023Updated 2 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆184Dec 14, 2019Updated 6 years ago
- Professor: C.H. Yang☆10Aug 16, 2025Updated 11 months ago