aclich / PYNQ-Z2_Mask_Detection_Sreaming_systemLinks
An AIoT project based on PYNQ-Z2 FPGA Evaluation board. Reading image from usb camera and running yolov3-tiny detection with DPU and using MJPEG HTTP Streaming. Also provide an Android app for handy accessing the streaming content.
☆12Updated 3 years ago
Alternatives and similar repositories for PYNQ-Z2_Mask_Detection_Sreaming_system
Users that are interested in PYNQ-Z2_Mask_Detection_Sreaming_system are comparing it to the libraries listed below
Sorting:
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆45Updated 4 years ago
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆62Updated 3 months ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆95Updated last year
- hls code zynq 7020 pynq z2 CNN☆84Updated 6 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆28Updated 3 years ago
- ☆46Updated 7 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆24Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 5 years ago
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆61Updated last year
- FPGA/AES/LeNet/VGG16☆102Updated 6 years ago
- This project will use ZYNQ 7020 to build the PYNQ framework, and build face detection algorithm, and finally use USB camera to detect fac…☆26Updated 3 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆72Updated 6 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆37Updated 4 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆52Updated 7 years ago
- An LeNet RTL implement onto FPGA☆48Updated 7 years ago
- A DNN Accelerator implemented with RTL.☆64Updated 5 months ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- 搭建卷积神经网络并利用FPGA加速实现交通标志识别☆27Updated 4 years ago
- 中文:☆101Updated 5 years ago
- A demo for accelerating sobel in xilinx's fpga pynq☆18Updated 2 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆180Updated last year
- ☆53Updated 2 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆70Updated 6 years ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆72Updated last year
- Vitis AI Lab: MNIST classifier☆18Updated 2 years ago
- ☆89Updated 5 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 6 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆57Updated 5 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆41Updated 4 years ago