aclich / PYNQ-Z2_Mask_Detection_Sreaming_systemLinks
An AIoT project based on PYNQ-Z2 FPGA Evaluation board. Reading image from usb camera and running yolov3-tiny detection with DPU and using MJPEG HTTP Streaming. Also provide an Android app for handy accessing the streaming content.
☆12Updated 3 years ago
Alternatives and similar repositories for PYNQ-Z2_Mask_Detection_Sreaming_system
Users that are interested in PYNQ-Z2_Mask_Detection_Sreaming_system are comparing it to the libraries listed below
Sorting:
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆89Updated 8 months ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆47Updated 5 years ago
- hls code zynq 7020 pynq z2 CNN☆88Updated 6 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆103Updated last year
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆189Updated last year
- FPGA accelerated TinyYOLO v2 object detection neural network☆74Updated 7 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆27Updated 4 years ago
- A demo for accelerating sobel in xilinx's fpga pynq☆18Updated 2 years ago
- Some attempts to build CNN on PYNQ.☆25Updated 6 years ago
- Implement Tiny YOLO v3 on ZYNQ☆304Updated 7 months ago
- ☆96Updated 5 years ago
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆67Updated last year
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆72Updated 5 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆40Updated 5 years ago
- Convolutional Neural Network Using High Level Synthesis☆89Updated 5 years ago
- ☆250Updated 5 years ago
- A neural network built in Verilog for the DE1-SoC FPGA board for handwritten digit recognition.☆18Updated 6 years ago
- DPU on PYNQ☆232Updated 3 months ago
- ☆48Updated 7 years ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆137Updated 9 months ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆71Updated 6 years ago
- This repository provides an FPGA-based solution for executing object detection, focusing specifically on the popular YOLOv5 model archite…☆47Updated 2 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆52Updated 7 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆162Updated 4 years ago
- FPGA☆159Updated last year
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆134Updated 2 years ago
- 中文: