aclich / PYNQ-Z2_Mask_Detection_Sreaming_system
An AIoT project based on PYNQ-Z2 FPGA Evaluation board. Reading image from usb camera and running yolov3-tiny detection with DPU and using MJPEG HTTP Streaming. Also provide an Android app for handy accessing the streaming content.
☆11Updated 2 years ago
Alternatives and similar repositories for PYNQ-Z2_Mask_Detection_Sreaming_system:
Users that are interested in PYNQ-Z2_Mask_Detection_Sreaming_system are comparing it to the libraries listed below
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆38Updated 2 months ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆27Updated 2 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆22Updated 3 years ago
- 搭建卷积神经网络并利用FPGA加速实现交通标志识别☆26Updated 4 years ago
- Workflow for Executing CNN Networks on Zynq Ultrascale+ with VITIS AI. Detailed analysis, configuration, and execution of Convolutional N…☆15Updated 9 months ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆73Updated last year
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆37Updated 4 years ago
- ☆50Updated last year
- hls code zynq 7020 pynq z2 CNN☆79Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆45Updated 9 months ago
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- ☆43Updated 6 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆69Updated 5 years ago
- Low-Precision YOLO on PYNQ with FINN☆30Updated last year
- Convolutional Neural Network Using High Level Synthesis☆84Updated 4 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆47Updated 6 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆68Updated 6 years ago
- Codes to implement MobileNet V2 in a FPGA☆24Updated 4 years ago
- Vitis AI Lab: MNIST classifier☆17Updated 2 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆32Updated 5 years ago
- Convolutional Neural Network RTL-level Design☆42Updated 3 years ago
- FPGA实现动态图像识别☆15Updated 4 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆163Updated 10 months ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆89Updated last year
- The CNN based on the Xilinx Vivado HLS☆37Updated 3 years ago
- a project build the SSD net in pynq-z2☆15Updated 4 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆36Updated 4 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆31Updated 5 years ago