aclich / PYNQ-Z2_Mask_Detection_Sreaming_systemLinks
An AIoT project based on PYNQ-Z2 FPGA Evaluation board. Reading image from usb camera and running yolov3-tiny detection with DPU and using MJPEG HTTP Streaming. Also provide an Android app for handy accessing the streaming content.
☆12Updated 3 years ago
Alternatives and similar repositories for PYNQ-Z2_Mask_Detection_Sreaming_system
Users that are interested in PYNQ-Z2_Mask_Detection_Sreaming_system are comparing it to the libraries listed below
Sorting:
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆94Updated 8 months ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆48Updated 5 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆103Updated last year
- hls code zynq 7020 pynq z2 CNN☆88Updated 6 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆74Updated 7 years ago
- Implement Tiny YOLO v3 on ZYNQ☆307Updated 7 months ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆191Updated last year
- 中文:☆107Updated 6 years ago
- Some attempts to build CNN on PYNQ.☆25Updated 6 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆136Updated 2 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆247Updated 6 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆40Updated 5 years ago
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆66Updated last year
- FPGA/AES/LeNet/VGG16☆109Updated 7 years ago
- DPU on PYNQ☆234Updated 4 months ago
- Convolutional Neural Network Using High Level Synthesis☆90Updated 5 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆28Updated 4 years ago
- A demo for accelerating sobel in xilinx's fpga pynq☆18Updated 2 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆52Updated 7 years ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆85Updated 3 years ago
- ☆296Updated last year
- FPGA☆159Updated last year
- ☆56Updated 2 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆24Updated 6 years ago
- FPGA Accelerator for CNN using Vivado HLS☆327Updated 4 years ago
- ☆250Updated 5 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆172Updated 2 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆37Updated 5 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆30Updated 3 years ago
- 可运行☆39Updated 3 years ago