aclich / PYNQ-Z2_Mask_Detection_Sreaming_systemLinks
An AIoT project based on PYNQ-Z2 FPGA Evaluation board. Reading image from usb camera and running yolov3-tiny detection with DPU and using MJPEG HTTP Streaming. Also provide an Android app for handy accessing the streaming content.
☆12Updated 3 years ago
Alternatives and similar repositories for PYNQ-Z2_Mask_Detection_Sreaming_system
Users that are interested in PYNQ-Z2_Mask_Detection_Sreaming_system are comparing it to the libraries listed below
Sorting:
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆84Updated 7 months ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆102Updated last year
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆47Updated 5 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆188Updated last year
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆27Updated 3 years ago
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆67Updated last year
- hls code zynq 7020 pynq z2 CNN☆86Updated 6 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆40Updated 5 years ago
- Implement Tiny YOLO v3 on ZYNQ☆302Updated 6 months ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆74Updated 7 years ago
- ☆291Updated last year
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资 源无法支持整个网络所需资源,建议添加外部存储及DDR☆132Updated 2 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 6 years ago
- 中文:☆104Updated 5 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆83Updated 4 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆243Updated 6 years ago
- FPGA☆160Updated last year
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆160Updated 4 years ago
- FPGA/AES/LeNet/VGG16☆108Updated 7 years ago
- ☆55Updated 2 years ago
- This repository provides an FPGA-based solution for executing object detection, focusing specifically on the popular YOLOv5 model archite…☆47Updated 2 years ago
- 可运行☆37Updated 3 years ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆134Updated 8 months ago
- Convolutional Neural Network RTL-level Design☆72Updated 4 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆37Updated 5 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆71Updated 6 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆52Updated 7 years ago
- DPU on PYNQ☆228Updated 2 months ago
- some interesting demos for starters☆85Updated 2 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆30Updated 3 years ago