aclich / PYNQ-Z2_Mask_Detection_Sreaming_system
An AIoT project based on PYNQ-Z2 FPGA Evaluation board. Reading image from usb camera and running yolov3-tiny detection with DPU and using MJPEG HTTP Streaming. Also provide an Android app for handy accessing the streaming content.
☆10Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for PYNQ-Z2_Mask_Detection_Sreaming_system
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆66Updated 6 years ago
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆32Updated last week
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆67Updated last year
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆34Updated 4 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆26Updated 2 years ago
- hls code zynq 7020 pynq z2 CNN☆77Updated 5 years ago
- ☆45Updated last year
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆89Updated 11 months ago
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆37Updated 7 months ago
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆21Updated 3 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆160Updated 8 months ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆68Updated 5 years ago
- Convolutional Neural Network Using High Level Synthesis☆83Updated 4 years ago
- FPGA/AES/LeNet/VGG16☆88Updated 6 years ago
- a project build the SSD net in pynq-z2☆15Updated 4 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- A DNN Accelerator implemented with RTL.☆61Updated last year
- Vitis AI Lab: MNIST classifier☆17Updated 2 years ago
- ☆93Updated 4 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆70Updated 3 years ago
- 搭建卷积神经网络并利用FPGA加速实现交通标志识别☆26Updated 4 years ago
- This repository provides an FPGA-based solution for executing object detection, focusing specifically on the popular YOLOv5 model archite…☆34Updated last year
- This project will use ZYNQ 7020 to build the PYNQ framework, and build face detection algorithm, and finally use USB camera to detect fac…☆24Updated 2 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆106Updated 7 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆110Updated 3 years ago
- FPGA实现动态图像识别☆13Updated 4 years ago
- Codes to implement MobileNet V2 in a FPGA☆23Updated 3 years ago