JinChen-tw / pynqz2_dpu140Links
This TRD is implement DPU v1.4.0 on PYNQ-Z2 board
☆45Updated 4 years ago
Alternatives and similar repositories for pynqz2_dpu140
Users that are interested in pynqz2_dpu140 are comparing it to the libraries listed below
Sorting:
- hls code zynq 7020 pynq z2 CNN☆84Updated 6 years ago
- Zynq-7000 DPU TRD☆45Updated 5 years ago
- ☆46Updated 7 years ago
- FPGA/AES/LeNet/VGG16☆102Updated 6 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆71Updated 4 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆72Updated 6 years ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆72Updated last year
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆62Updated 3 months ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- Pynq computer vision examples with an OV5640 camera☆48Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 5 years ago
- A DNN Accelerator implemented with RTL.☆64Updated 5 months ago
- 中文:☆101Updated 5 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 5 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆37Updated 4 years ago
- The CNN based on the Xilinx Vivado HLS☆36Updated 3 years ago
- An LeNet RTL implement onto FPGA☆48Updated 7 years ago
- ☆53Updated 2 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆24Updated 3 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆52Updated 7 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆95Updated last year
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆28Updated 3 years ago
- ☆65Updated 6 years ago
- DPU on PYNQ☆222Updated last year
- Light-weighted neural network inference for object detection on small-scale FPGA board☆90Updated 6 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 6 years ago
- ☆112Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 3 years ago