This TRD is implement DPU v1.4.0 on PYNQ-Z2 board
☆51Jul 1, 2020Updated 5 years ago
Alternatives and similar repositories for pynqz2_dpu140
Users that are interested in pynqz2_dpu140 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆79Nov 6, 2023Updated 2 years ago
- An AIoT project based on PYNQ-Z2 FPGA Evaluation board. Reading image from usb camera and running yolov3-tiny detection with DPU and usin…☆11May 12, 2022Updated 3 years ago
- Migrate Xilinx edge AI solution to PYNQ☆17Nov 3, 2020Updated 5 years ago
- a project build the SSD net in pynq-z2☆15Aug 1, 2020Updated 5 years ago
- Low-Precision YOLO on PYNQ with FINN☆37Nov 26, 2023Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Accelerating DNN inference and training on Zynq☆16Jul 22, 2020Updated 5 years ago
- DPU on PYNQ☆248Aug 12, 2025Updated 8 months ago
- "Forked" from Xilinx/Edge-AI-Platform-Tutorials☆18Dec 14, 2019Updated 6 years ago
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆912Jul 29, 2024Updated last year
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆107Mar 14, 2025Updated last year
- ☆14Aug 6, 2020Updated 5 years ago
- This project will use ZYNQ 7020 to build the PYNQ framework, and build face detection algorithm, and finally use USB camera to detect fac…☆27Dec 17, 2021Updated 4 years ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆175Jun 9, 2023Updated 2 years ago
- PYNQ Composabe Overlays☆77Jun 17, 2024Updated last year
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ☆57Apr 19, 2023Updated 3 years ago
- Board: PYNQ-Z2, Vitis version: 2022.1☆21Sep 2, 2024Updated last year
- This project uses YOLOv2 for human detection and stereo cameras for distance measurement. It runs on a PYNQ-Z2 board with a neural networ…☆13Nov 15, 2020Updated 5 years ago
- A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR☆23Oct 22, 2019Updated 6 years ago
- SPIFFS Bitstreamloader for the Spartan Edge Accelerator Board☆12May 22, 2020Updated 5 years ago
- Example code and instructions on getting Tensorflow Lite running on a Xilinx Zynq☆49Jan 18, 2018Updated 8 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆41Aug 11, 2020Updated 5 years ago
- RISC-V Integration for PYNQ☆178Jul 12, 2019Updated 6 years ago
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆270May 6, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- AMD University Program HLS tutorial☆125Oct 28, 2024Updated last year
- Simple Implementation of the CVPR 2024 Paper "JointSQ: Joint Sparsification-Quantization for Distributed Learning"☆11Dec 29, 2024Updated last year
- Python package which accelerates OpenCV image filtering functions for the PYNQ framework☆49Aug 7, 2018Updated 7 years ago
- ☆54Apr 19, 2019Updated 7 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆47Jun 24, 2022Updated 3 years ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Jun 29, 2022Updated 3 years ago
- Porting FreeRTOS to a RISC-V based system on PYNQ-Z2☆11Dec 26, 2024Updated last year
- Some attempts to build CNN on PYNQ.☆25Jun 28, 2019Updated 6 years ago
- YOLO object detector for Movidius Neural Compute Stick (NCS)☆54Apr 25, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆14Apr 8, 2025Updated last year
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Feb 20, 2019Updated 7 years ago
- ☆12Aug 5, 2023Updated 2 years ago
- meta-petalinux distro layer supporting Xilinx Tools☆103Nov 20, 2025Updated 5 months ago
- The second place winner for DAC-SDC 2020☆101Apr 23, 2022Updated 4 years ago
- 中文：☆109Nov 29, 2019Updated 6 years ago
- A verilog hardware description model of LLM for FPGA / SoC - runs newest LLM models☆23Jan 24, 2026Updated 3 months ago