JinChen-tw / pynqz2_dpu140Links
This TRD is implement DPU v1.4.0 on PYNQ-Z2 board
☆48Updated 5 years ago
Alternatives and similar repositories for pynqz2_dpu140
Users that are interested in pynqz2_dpu140 are comparing it to the libraries listed below
Sorting:
- FPGA/AES/LeNet/VGG16☆109Updated 7 years ago
- DPU on PYNQ☆234Updated 3 months ago
- Convolutional Neural Network Using High Level Synthesis☆90Updated 5 years ago
- hls code zynq 7020 pynq z2 CNN☆88Updated 6 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆74Updated 7 years ago
- ☆48Updated 7 years ago
- The second place winner for DAC-SDC 2020☆98Updated 3 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆115Updated 4 years ago
- A DNN Accelerator implemented with RTL.☆68Updated 10 months ago
- 中文:☆106Updated 6 years ago
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆64Updated 5 years ago
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆72Updated 5 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- Zynq-7000 DPU TRD☆46Updated 6 years ago
- Pynq computer vision examples with an OV5640 camera☆56Updated 5 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆235Updated 2 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆162Updated 6 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆189Updated last year
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆108Updated 7 years ago
- CNN accelerator implemented with Spinal HDL☆155Updated last year
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆103Updated last year
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 6 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆37Updated 5 years ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆76Updated 2 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆52Updated 7 years ago
- An LeNet RTL implement onto FPGA☆50Updated 7 years ago
- ☆71Updated 6 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆31Updated 6 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆113Updated 8 years ago