JinChen-tw / pynqz2_dpu140Links
This TRD is implement DPU v1.4.0 on PYNQ-Z2 board
☆47Updated 5 years ago
Alternatives and similar repositories for pynqz2_dpu140
Users that are interested in pynqz2_dpu140 are comparing it to the libraries listed below
Sorting:
- hls code zynq 7020 pynq z2 CNN☆86Updated 6 years ago
- Convolutional Neural Network Using High Level Synthesis☆88Updated 5 years ago
- DPU on PYNQ☆228Updated 2 months ago
- FPGA/AES/LeNet/VGG16☆108Updated 7 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 6 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆37Updated 5 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- ☆48Updated 7 years ago
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆72Updated 5 years ago
- 中文:☆104Updated 5 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆102Updated last year
- FPGA accelerated TinyYOLO v2 object detection neural network☆74Updated 7 years ago
- PYNQ学习资料☆171Updated 5 years ago
- CNN accelerator implemented with Spinal HDL☆154Updated last year
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆188Updated last year
- Zynq-7000 DPU TRD☆46Updated 6 years ago
- A DNN Accelerator implemented with RTL.☆67Updated 9 months ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆161Updated 6 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆230Updated 2 years ago
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆64Updated 5 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 6 years ago
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆84Updated 7 months ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆27Updated 3 years ago
- ☆70Updated 6 years ago
- An LeNet RTL implement onto FPGA☆50Updated 7 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆71Updated 6 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107Updated 7 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆115Updated 4 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago