JinChen-tw / pynqz2_dpu140Links
This TRD is implement DPU v1.4.0 on PYNQ-Z2 board
☆45Updated 4 years ago
Alternatives and similar repositories for pynqz2_dpu140
Users that are interested in pynqz2_dpu140 are comparing it to the libraries listed below
Sorting:
- hls code zynq 7020 pynq z2 CNN☆85Updated 6 years ago
- ☆46Updated 7 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆71Updated last year
- An LeNet RTL implement onto FPGA☆48Updated 7 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆72Updated 6 years ago
- Zynq-7000 DPU TRD☆45Updated 5 years ago
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆71Updated 4 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆95Updated last year
- FPGA/AES/LeNet/VGG16☆103Updated 6 years ago
- A DNN Accelerator implemented with RTL.☆64Updated 4 months ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- An AIoT project based on PYNQ-Z2 FPGA Evaluation board. Reading image from usb camera and running yolov3-tiny detection with DPU and usin…☆12Updated 3 years ago
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆55Updated 5 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆37Updated 4 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆113Updated 4 years ago
- The CNN based on the Xilinx Vivado HLS☆36Updated 3 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 6 years ago
- ☆52Updated 2 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆31Updated 2 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆28Updated 3 years ago
- CNN accelerator implemented with Spinal HDL☆149Updated last year
- 中文:☆101Updated 5 years ago
- ☆65Updated 6 years ago
- An HLS based winograd systolic CNN accelerator☆52Updated 3 years ago
- 使用FPGA实现CNN模型☆15Updated 5 years ago