dimdano / gan-hlsLinks
Accelerated Image Reconstruction using Generative Adversarial Networks on Cloud FPGAs
☆10Updated 4 years ago
Alternatives and similar repositories for gan-hls
Users that are interested in gan-hls are comparing it to the libraries listed below
Sorting:
- CNN-Accelerator based on FPGA developed by verilog HDL.☆10Updated 3 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆16Updated 4 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆16Updated 2 years ago
- 🐆 A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration for *AdderNet*☆20Updated last year
- ☆26Updated 2 years ago
- ☆10Updated 9 months ago
- A Convolutional Neural Network (CNN) hardware accelerator for image recognition☆14Updated 6 years ago
- ☆17Updated 2 years ago
- A CNN accelerator design inspired by MIT Eyeriss project☆17Updated 4 years ago
- This repository contains source code for CNN layers of ALexNet using Xilinx HLS Vivado.☆10Updated 3 years ago
- 2020 xilinx summer school☆18Updated 5 years ago
- A collection of tutorials for the fpgaConvNet framework.☆45Updated last year
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- ☆20Updated 3 years ago
- ☆21Updated 2 years ago
- The goal of this design is to use the PYNQ-Z2 development board to design a general convolution neural network accelerator. And through r…☆11Updated 4 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 3 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆13Updated 6 years ago
- ☆11Updated last year
- EE 272B - VLSI Design Project☆13Updated 4 years ago
- Hardware accelerator for convolutional neural networks☆53Updated 3 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53Updated 7 years ago
- tpu-systolic-array-weight-stationary☆25Updated 4 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆12Updated 4 years ago
- ☆28Updated 5 months ago
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆30Updated 10 months ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago