Accelerated Image Reconstruction using Generative Adversarial Networks on Cloud FPGAs
☆11Aug 27, 2021Updated 4 years ago
Alternatives and similar repositories for gan-hls
Users that are interested in gan-hls are comparing it to the libraries listed below
Sorting:
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆30Feb 23, 2024Updated 2 years ago
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆12Jun 25, 2020Updated 5 years ago
- Wraps the NVDLA project for Chipyard integration☆22Sep 2, 2025Updated 6 months ago
- 🐆 A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration for *AdderNet*☆21May 27, 2024Updated last year
- A CNN accelerator design inspired by MIT Eyeriss project☆20Aug 14, 2021Updated 4 years ago
- ☆29Oct 20, 2019Updated 6 years ago
- [FPGA'21] CoDeNet is an efficient object detection model on PyTorch, with SOTA performance on VOC and COCO based on CenterNet and Co-Desi…☆28Feb 7, 2023Updated 3 years ago
- AUTOMATIC VHDL GENERATION FOR CNN MODELS☆32Nov 16, 2022Updated 3 years ago
- Deploy CNN accelerator in embedded OS using SDSOC and Xilinx Ultrascale+ ZCU102 platform.☆25Jul 12, 2018Updated 7 years ago
- ACM TODAES Best Paper Award, 2022☆32Oct 24, 2023Updated 2 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆76Jul 31, 2018Updated 7 years ago
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 4 years ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 4 years ago
- Automation tests experiment using a hybrid strategy of Continuos Integration (CI) and Hardware-In-the-Loop (HIL) concepts.☆11Jun 10, 2021Updated 4 years ago
- ☆12Mar 12, 2022Updated 3 years ago
- LLM-DSE: Searching Accelerator Parameters with LLM Agents☆13May 22, 2025Updated 9 months ago
- Code for reproducing the results from "CrAM: A Compression-Aware Minimizer" accepted at ICLR 2023☆10Mar 1, 2023Updated 3 years ago
- An object detection model for NMNIST larger video frame☆12Feb 24, 2022Updated 4 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆93Jul 26, 2024Updated last year
- [ICML2023] Instant Soup Cheap Pruning Ensembles in A Single Pass Can Draw Lottery Tickets from Large Models. Ajay Jaiswal, Shiwei Liu, Ti…☆11Nov 28, 2023Updated 2 years ago
- Will Two Do? Varying Dimensions in Electrocardiography: The PhysioNet/Computing in Cardiology Challenge 2021☆10Jan 6, 2026Updated 2 months ago
- This is about the implementation of (2,1,4) Convolutional Encoder and Viterbi Decoder using Verilog VHDL.☆13Aug 12, 2020Updated 5 years ago
- The goal of this design is to use the PYNQ-Z2 development board to design a general convolution neural network accelerator. And through r…☆11Sep 30, 2020Updated 5 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- Deep SNNs with various neural coding methods (rate, phase, burst, TTFS)☆12Feb 15, 2022Updated 4 years ago
- Software framework for Designing and Mapping a CNN onto neuromorphic chip with crossbar array of synapses.☆11Jan 24, 2020Updated 6 years ago
- Source code for DABANGG attack.☆10Mar 26, 2022Updated 3 years ago
- The official implementation of "Grounding DINO: Marrying DINO with Grounded Pre-Training for Open-Set Object Detection"☆13Dec 20, 2023Updated 2 years ago
- Snow Mask Guided Adaptive Residual Network for Image Snow Removal☆15Sep 13, 2022Updated 3 years ago
- Code for DNN feature map compression paper☆11Nov 21, 2018Updated 7 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆16Oct 7, 2020Updated 5 years ago
- Feed-forward neural networks can be trained based on a gradient-descent based backpropagation algorithm. But, these algorithms require mo…☆12Jul 4, 2020Updated 5 years ago
- K. Chi, Y. Yuan, and Q. Wang*, “Trinity-Net: Gradient-Guided Swin Transformer-Based Remote Sensing Image Dehazing and Beyond,” IEEE Trans…☆11Jan 31, 2023Updated 3 years ago
- ☆13Oct 28, 2022Updated 3 years ago
- ☆13Nov 18, 2025Updated 3 months ago
- This toolbox☆12Jul 2, 2021Updated 4 years ago
- RTL code for the DPU chip designed for irregular graphs☆13May 30, 2022Updated 3 years ago
- ☆13Oct 26, 2023Updated 2 years ago
- This is the LAION repository for creating open super-resolution models with the help of LAION-5B subsets.☆13May 9, 2022Updated 3 years ago