UCLA-VAST / CLINKLinks
Compact LSTM inference kernel (CLINK) designed in C/HLS for FPGA implementation.
☆17Updated 5 years ago
Alternatives and similar repositories for CLINK
Users that are interested in CLINK are comparing it to the libraries listed below
Sorting:
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆58Updated 3 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53Updated 7 years ago
- ☆58Updated 5 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆52Updated 4 years ago
- ☆71Updated 5 years ago
- An LSTM template and a few examples using Vivado HLS☆45Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network☆43Updated 4 years ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆67Updated 5 years ago
- Vitis HLS Library for FINN☆202Updated 3 weeks ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆144Updated last month
- ☆89Updated 5 years ago
- ☆71Updated 2 years ago
- Convolutional Neural Network Using High Level Synthesis☆86Updated 4 years ago
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆71Updated 5 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆113Updated 4 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆30Updated 6 years ago
- ☆33Updated 6 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆70Updated last year
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆34Updated 3 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 6 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- Deploy CNN accelerator in embedded OS using SDSOC and Xilinx Ultrascale+ ZCU102 platform.☆25Updated 7 years ago
- RTL implementation of Flex-DPE.☆106Updated 5 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 6 years ago
- first-order deep learning accelerator model☆18Updated 7 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆69Updated 6 years ago
- Models and examples built with hls4ml☆12Updated 5 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆22Updated 4 years ago