UCLA-VAST / CLINKLinks
Compact LSTM inference kernel (CLINK) designed in C/HLS for FPGA implementation.
☆17Updated 5 years ago
Alternatives and similar repositories for CLINK
Users that are interested in CLINK are comparing it to the libraries listed below
Sorting:
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆30Updated 6 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆52Updated 4 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53Updated 7 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆32Updated 6 years ago
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆15Updated 8 years ago
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆72Updated 5 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network☆44Updated 5 years ago
- ☆71Updated 5 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆72Updated last year
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆149Updated 3 months ago
- An LSTM template and a few examples using Vivado HLS☆45Updated last year
- ☆17Updated 4 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆93Updated 6 years ago
- Vitis HLS Library for FINN☆206Updated last month
- RTL implementation of Flex-DPE.☆112Updated 5 years ago
- Convolutional Neural Network Using High Level Synthesis☆88Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- Deploy CNN accelerator in embedded OS using SDSOC and Xilinx Ultrascale+ ZCU102 platform.☆25Updated 7 years ago
- ☆60Updated 5 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆222Updated 6 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆23Updated 6 years ago
- ☆34Updated 6 years ago
- view at https://xupsh.github.io/ccc2021/☆23Updated 3 years ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆67Updated 5 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 3 years ago
- ☆66Updated 6 years ago