Compact LSTM inference kernel (CLINK) designed in C/HLS for FPGA implementation.
☆17Oct 7, 2019Updated 6 years ago
Alternatives and similar repositories for CLINK
Users that are interested in CLINK are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆91Apr 15, 2020Updated 5 years ago
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆16Feb 20, 2017Updated 9 years ago
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Jul 17, 2019Updated 6 years ago
- Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.☆55Dec 6, 2017Updated 8 years ago
- ☆10Feb 13, 2021Updated 5 years ago
- manage my star project on github☆11Jul 23, 2020Updated 5 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆76Jul 31, 2018Updated 7 years ago
- Recent works have demonstrated that deep learning algorithms were very efficient to conduct security evaluations of embedded systems and …☆14Mar 13, 2019Updated 7 years ago
- Tools to process widefield data☆12Jul 20, 2021Updated 4 years ago
- Face recognition, computer vision, deep learning, PYNQ, Movidius NCS☆61Jan 29, 2019Updated 7 years ago
- Is a collection of NULL Convention Logic (NCL) circuits and libraries written in Verilog to provide the experience of logically determine…☆15Jun 15, 2016Updated 9 years ago
- Deduplication over dis-aggregated memory for Serverless Computing☆14Mar 21, 2022Updated 4 years ago
- Implementation of a neuron and 2 neuronal networks in vhdl☆17Mar 31, 2017Updated 8 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆31May 1, 2019Updated 6 years ago
- Embedded facial recognition system involving PYNQ board, Webcam, and HDMI output.☆11May 10, 2018Updated 7 years ago
- This is a collection of works and information on neuromorphic/ neuro-inspired computing.☆18Nov 16, 2019Updated 6 years ago
- Single Long Short Term Memory (LSTM) cell : Verilog Implementation☆33May 20, 2020Updated 5 years ago
- IMAGE PROCESSING ON XILINX PYNQ Z2 (CANNY, SOBEL)☆27Jan 17, 2022Updated 4 years ago
- ☆19Aug 9, 2022Updated 3 years ago
- Threshold annealing in binarized spiking neural networks☆15May 23, 2022Updated 3 years ago
- spot-instance-advisor is command line tool to get the cheapest group of spot instanceTypes.☆24Mar 13, 2020Updated 6 years ago
- Bioinformatics workflow that identifies mutational overlaps using data from the 1000 genomes project☆15Jul 30, 2024Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆85Nov 7, 2021Updated 4 years ago
- Multi Layer Perceptron by Vivado HLS for Xilinx FPGA implementation☆12Dec 26, 2016Updated 9 years ago
- Stereo vision core implemented on an FPGA using HLS☆12Apr 12, 2013Updated 12 years ago
- MTCNN with convolution reprogramed in c☆14Jul 25, 2019Updated 6 years ago
- A computational platform for studying spiking neural circuits developed by Dr. Pulin Gong's group at University of Sydney.☆17Jul 18, 2023Updated 2 years ago
- oneAPI Deep Neural Network Library (oneDNN)☆10Feb 2, 2022Updated 4 years ago
- HLS implemented systolic array structure☆41Nov 13, 2017Updated 8 years ago
- A Parallel Framework for Bayesian Learning☆14Aug 2, 2021Updated 4 years ago
- Systolic array implementations for Cholesky, LU, and QR decomposition☆49Nov 12, 2024Updated last year
- Notionに毎日新しいarXiv論文のアブストラクト日本語訳 + αを表示するスクリプト☆13Jan 22, 2023Updated 3 years ago
- ☆12Jun 1, 2023Updated 2 years ago
- BlockCIrculantRNN (LSTM and GRU) using TensorFlow☆14Oct 30, 2018Updated 7 years ago
- Optimization results for superconducting electronic (SCE) circuits☆18Dec 5, 2023Updated 2 years ago
- [FPGA 2020] A systematic framework for optimizing OpenCL applications on FPGAs☆19Apr 9, 2023Updated 2 years ago
- This repository contains full code of Softmax Layer in Verilog☆21Jul 29, 2020Updated 5 years ago
- Rocket Chip Generator☆13Jul 31, 2021Updated 4 years ago
- ☆73Mar 22, 2020Updated 6 years ago