UCLA-VAST / CLINK
Compact LSTM inference kernel (CLINK) designed in C/HLS for FPGA implementation.
☆17Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for CLINK
- HLS implemented systolic array structure☆41Updated 7 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆52Updated 2 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆46Updated 3 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆47Updated 6 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆31Updated 2 years ago
- An LSTM template and a few examples using Vivado HLS☆42Updated 6 months ago
- ☆55Updated 4 years ago
- ☆69Updated 4 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆31Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆48Updated 3 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆29Updated 5 years ago
- Deploy CNN accelerator in embedded OS using SDSOC and Xilinx Ultrascale+ ZCU102 platform.☆25Updated 6 years ago
- ☆70Updated last year
- Automatic generation of FPGA-based learning accelerators for the neural network family☆59Updated 4 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆21Updated 5 years ago
- ☆86Updated 4 years ago
- Single Long Short Term Memory (LSTM) cell : Verilog Implementation☆29Updated 4 years ago
- RTL implementation of Flex-DPE.☆91Updated 4 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- ☆60Updated 5 years ago
- Models and examples built with hls4ml☆12Updated 4 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆35Updated 4 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆31Updated 5 years ago
- ☆32Updated 5 years ago
- Designs for finalist teams of the DAC System Design Contest☆35Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆129Updated 4 years ago
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆67Updated 4 years ago
- The second place winner for DAC-SDC 2020☆95Updated 2 years ago
- Convolutional Neural Network Using High Level Synthesis☆83Updated 4 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago