UCLA-VAST / CLINKLinks
Compact LSTM inference kernel (CLINK) designed in C/HLS for FPGA implementation.
☆17Updated 5 years ago
Alternatives and similar repositories for CLINK
Users that are interested in CLINK are comparing it to the libraries listed below
Sorting:
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆57Updated 3 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆52Updated 7 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- ☆71Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 3 years ago
- view at https://xupsh.github.io/ccc2021/☆23Updated 3 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- Deploy CNN accelerator in embedded OS using SDSOC and Xilinx Ultrascale+ ZCU102 platform.☆25Updated 6 years ago
- ☆71Updated 2 years ago
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆15Updated 8 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆30Updated 6 years ago
- An LSTM template and a few examples using Vivado HLS☆45Updated last year
- ☆58Updated 5 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆34Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆51Updated 4 years ago
- ☆16Updated 4 years ago
- ☆89Updated 5 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 5 years ago
- Approximate layers - TensorFlow extension☆27Updated 2 months ago
- Library of approximate arithmetic circuits☆55Updated 2 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆143Updated last month
- ☆33Updated 6 years ago
- Residual Binarized Neural Network☆43Updated 7 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆36Updated 6 years ago
- RTL implementation of Flex-DPE.☆103Updated 5 years ago
- Neural Network Evaluation Tool on Crossbar-based Accelerator with Resistive Memory☆40Updated 5 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- ☆65Updated 6 years ago