Compact LSTM inference kernel (CLINK) designed in C/HLS for FPGA implementation.
☆17Oct 7, 2019Updated 6 years ago
Alternatives and similar repositories for CLINK
Users that are interested in CLINK are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆92Apr 15, 2020Updated 6 years ago
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆16Feb 20, 2017Updated 9 years ago
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆20Jul 17, 2019Updated 7 years ago
- Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.☆55Dec 6, 2017Updated 8 years ago
- manage my star project on github☆11Jul 23, 2020Updated 6 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Hardware Implementation of Advanced Encryption Standard Algorithm in VHDL☆19Jan 4, 2020Updated 6 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- Is a collection of NULL Convention Logic (NCL) circuits and libraries written in Verilog to provide the experience of logically determine…☆16Jun 15, 2016Updated 10 years ago
- Face recognition, computer vision, deep learning, PYNQ, Movidius NCS☆63Jan 29, 2019Updated 7 years ago
- Tools to process widefield data☆12Jul 20, 2021Updated 5 years ago
- Recent works have demonstrated that deep learning algorithms were very efficient to conduct security evaluations of embedded systems and …☆15Mar 13, 2019Updated 7 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆31May 1, 2019Updated 7 years ago
- Embedded facial recognition system involving PYNQ board, Webcam, and HDMI output.☆11May 10, 2018Updated 8 years ago
- Single Long Short Term Memory (LSTM) cell : Verilog Implementation☆33May 20, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- IMAGE PROCESSING ON XILINX PYNQ Z2 (CANNY, SOBEL)☆28Jan 17, 2022Updated 4 years ago
- ☆20Aug 9, 2022Updated 4 years ago
- Simple ray tracer(Python version)☆13Aug 2, 2017Updated 9 years ago
- original 8bit CPU of ICF3-Z☆12Feb 20, 2020Updated 6 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆85Nov 7, 2021Updated 4 years ago
- Bioinformatics workflow that identifies mutational overlaps using data from the 1000 genomes project☆15Jul 30, 2024Updated 2 years ago
- A C++ implementation of a 3 layer Gated Recurrent Unit (GRU) using no libraries other than Eigen for Matrices.☆23Jan 28, 2020Updated 6 years ago
- Multi Layer Perceptron by Vivado HLS for Xilinx FPGA implementation☆12Dec 26, 2016Updated 9 years ago
- Stereo vision core implemented on an FPGA using HLS☆12Apr 12, 2013Updated 13 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- MTCNN with convolution reprogramed in c☆14Jul 25, 2019Updated 7 years ago
- A computational platform for studying spiking neural circuits developed by Dr. Pulin Gong's group at University of Sydney.☆19Jul 18, 2023Updated 3 years ago
- A novel FPGA-based intent recognition systemutilizing deep recurrent neural networks☆26Aug 25, 2021Updated 5 years ago
- HLS implemented systolic array structure☆41Nov 13, 2017Updated 8 years ago
- Encodes and decodes CWT, EAT and similar format tokens. It supports COSE format signing and verification as well as the UCCS unsigned for…☆11Jul 23, 2022Updated 4 years ago
- Systolic array implementations for Cholesky, LU, and QR decomposition☆50Nov 12, 2024Updated last year
- oneAPI Deep Neural Network Library (oneDNN)☆10Feb 2, 2022Updated 4 years ago
- Implementation of NeurIPS 2019 paper "Normalization Helps Training of Quantized LSTM"☆31Jul 25, 2024Updated 2 years ago
- Notionに毎日新しいarXiv論文のアブストラクト日本語訳 + αを表示するスクリプト☆12Jan 22, 2023Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- BlockCIrculantRNN (LSTM and GRU) using TensorFlow☆14Oct 30, 2018Updated 7 years ago
- Certified (approximate) machine unlearning for simplified graph convolutional networks (SGCs) with theoretical guarantees (ICLR 2023)☆20Feb 17, 2023Updated 3 years ago
- This repository contains full code of Softmax Layer in Verilog☆21Jul 29, 2020Updated 6 years ago
- Repository for content for the AMLD2020 workshop "Spiking neural networks for real-time inference tasks"☆17Oct 28, 2020Updated 5 years ago
- ☆23Jul 13, 2021Updated 5 years ago
- Huffman encoder☆10Sep 8, 2013Updated 13 years ago
- ☆74Mar 22, 2020Updated 6 years ago