Using GNN and DQN to find a baetter branching heuristic for a CDCL Solver
☆54Oct 20, 2020Updated 6 years ago
Alternatives and similar repositories for GraphQSat
Users that are interested in GraphQSat are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- NeuroCore: Guiding CDCL with Unsat-Core Predictions☆47Feb 17, 2020Updated 6 years ago
- propositional satisfiability problem (SAT) goes neural and deep☆12Aug 17, 2021Updated 5 years ago
- Learning local search heuristics for Boolean satisfiability☆38May 8, 2024Updated 2 years ago
- DeepIC3: Guiding IC3 Algorithms by Graph Neural Network Clause Prediction (ASP-DAC 2024)☆14Nov 2, 2023Updated 2 years ago
- ☆15Feb 6, 2021Updated 5 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆14Dec 31, 2024Updated last year
- An advanced circuit-based sat solver☆39Feb 24, 2025Updated last year
- PyTorch implementation of NeuroSAT☆28May 21, 2023Updated 3 years ago
- Official repository for paper "Goal-Aware Neural SAT Solver"☆17Jun 10, 2023Updated 3 years ago
- G2SAT: Learning to Generate SAT Formulas☆50Jun 25, 2020Updated 6 years ago
- A Simple CDCL Solver☆37Mar 8, 2023Updated 3 years ago
- NLocalSAT; Boosting Local Search with Solution Prediction☆18Aug 4, 2023Updated 3 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆58Jan 8, 2025Updated last year
- ☆21Oct 27, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Parallel SAT solver that won the SAT Competition 2022 by a large margin (24% faster than the 2nd ranked solver)☆26Dec 6, 2022Updated 3 years ago
- NeuroSAT: Learning a SAT Solver from Single-Bit Supervision☆299Mar 12, 2019Updated 7 years ago
- Automated Repair of Verilog Hardware Descriptions☆39Jan 16, 2025Updated last year
- Translate Chisel hardware design code to Scala simulation code.☆15May 15, 2025Updated last year
- Awesome machine learning for logic synthesis☆30Sep 21, 2022Updated 4 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 3 years ago
- ☆21Jun 12, 2024Updated 2 years ago
- Certify Model Checking Witnesses in AIGER☆14Oct 16, 2026Updated 2 weeks ago
- ☆18Nov 19, 2023Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆16Sep 14, 2020Updated 6 years ago
- Fast Symbolic Repair of Hardware Design Code☆40Jan 20, 2025Updated last year
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆27May 29, 2022Updated 4 years ago
- ☆15Dec 6, 2023Updated 2 years ago
- A continuous local search SAT solver based on Fourier expansion for hybrid Boolean constraints.☆13Sep 18, 2024Updated 2 years ago
- ☆18Jul 12, 2024Updated 2 years ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- Implementation of local search-based algorithms for solving SAT and Max-SAT in Python☆13Dec 6, 2020Updated 5 years ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆18Nov 9, 2022Updated 3 years ago
- work in progress, playing around with btor2 in rust☆16Updated this week
- A fork of Yosys that integrates the CellIFT pass☆14Sep 12, 2026Updated last month
- A high-efficiency hybrid solving CEC algorithm☆14May 25, 2023Updated 3 years ago
- LinearArbitrary-SeaHorn is a CHC solver for LLVM-based languages.☆21Mar 13, 2023Updated 3 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆153Jul 23, 2025Updated last year
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago