Alternatives and similar repositories for asplos22-hardware-debugging-artifact:

Users that are interested in asplos22-hardware-debugging-artifact are comparing it to the libraries listed below

• dian-lun-lin / GenFuzz
  GPU-enabled Hardware Fuzzer using Genetic Algorithm
  ☆17Updated last year
• UCLA-SEAL / HeteroGen
  HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)
  ☆17Updated 4 months ago
• iscas-tis / CHA
  ☆17Updated 7 months ago
• efeslab / hardware-bugbase
  ☆17Updated 8 months ago
• yaohsiaopid / rtl2uspec
  ☆11Updated last year
• ymanerka / ccicheck
  ☆9Updated 9 years ago
• ekiwi / rtl-fuzz-lab
  A Modular Open-Source Hardware Fuzzing Framework
  ☆32Updated 3 years ago
• hammad-a / verilog_repair
  Automated Repair of Verilog Hardware Descriptions
  ☆27Updated last month
• PrincetonUniversity / IMDb-Archive
  ILA Model Database
  ☆22Updated 4 years ago
• CoriolisSP / FuzzBtor2
  Random Generator of Btor2 Files
  ☆9Updated last year
• ekiwi / simulator-independent-coverage
  Project Repo for the Simulator Independent Coverage Research
  ☆18Updated last year
• rzhang2285 / Coppelia
  Code repository for Coppelia tool
  ☆22Updated 4 years ago
• morenes / AutoCC
  Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…
  ☆16Updated 3 months ago
• OpenXiangShan / xfuzz
  Fuzzing General-Purpose Hardware Designs with Software Fuzzers
  ☆14Updated last month
• ymanerka / rtlcheck
  RTLCheck
  ☆19Updated 6 years ago
• melver / mc2lib
  Memory consistency model checking and test generation library.
  ☆14Updated 8 years ago
• hackdac / hackdac_2018_beta
  The SoC used for the beta phase of Hack@DAC 2018.
  ☆17Updated 4 years ago
• ekiwi / open-source-formal-verification-for-chisel
  ☆12Updated 3 years ago
• ekiwi / rtl-repair
  Fast Symbolic Repair of Hardware Design Code
  ☆22Updated last month
• Moorvan / RISCV-Formal-Chisel
  RISC-V Formal in Chisel
  ☆10Updated 10 months ago
• makaimann / ride-core-demo
  A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core
  ☆12Updated 5 years ago
• gipsyh / rIC3
  Hardware Model Checker
  ☆32Updated this week
• gururaj-s / cleanupspec
  CleanupSpec (MICRO-2019)
  ☆17Updated 4 years ago
• hwmcc / btor2tools
  A generic parser and tool package for the BTOR2 format.
  ☆41Updated 2 months ago
• sterin / super-prove-build
  ☆11Updated 4 years ago
• aakahlow / gem5Valid_Haswell
  ☆18Updated 5 years ago
• Gy-Hu / HW-Formal-Paper
  Recent papers related to hardware formal verification.
  ☆64Updated last year
• HKUSTGZ-MICS-LYU / FlattenRTL
  This is a python repo for flattening Verilog
  ☆15Updated last month
• rajdeep87 / verilog-c
  ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.
  ☆13Updated 6 years ago