RotemBenHur / SIMPLE-MAGICLinks
SIMPLE MAGIC: Synthesis and In-memory MaPping of Logic Execution for Memristor Aided loGIC
☆15Updated 6 years ago
Alternatives and similar repositories for SIMPLE-MAGIC
Users that are interested in SIMPLE-MAGIC are comparing it to the libraries listed below
Sorting:
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆56Updated last year
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- ☆20Updated 3 years ago
- ☆30Updated last year
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆39Updated 5 months ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 4 years ago
- DUTH RISC V Microprocessor for High Level Synthesis☆10Updated 2 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆32Updated 2 years ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆20Updated 3 years ago
- Using e-graphs for logic synthesis (ICCAD'25)☆32Updated this week
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆21Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆80Updated 2 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 9 months ago
- ☆19Updated 5 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆30Updated 6 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago
- ☆27Updated last year
- CGRA framework with vectorization support.☆43Updated last week
- DASS HLS Compiler☆29Updated 2 years ago
- ☆65Updated 9 months ago
- ☆59Updated 2 weeks ago
- An integrated CGRA design framework☆91Updated 10 months ago
- Dataset for ML-guided Accelerator Design☆43Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆66Updated 8 months ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- DATuner Repository☆17Updated 7 years ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆25Updated 4 years ago
- This is a python repo for flattening Verilog☆20Updated last month
- ☆18Updated 4 years ago