RotemBenHur / SIMPLE-MAGIC
SIMPLE MAGIC: Synthesis and In-memory MaPping of Logic Execution for Memristor Aided loGIC
☆13Updated 4 years ago
Related projects: ⓘ
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆26Updated last month
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆19Updated 3 years ago
- Dataset for ML-guided Accelerator Design☆30Updated 5 months ago
- A synthesis flow for hybrid processing-in-RRAM modes☆11Updated 3 years ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆17Updated 11 months ago
- An integrated CGRA design framework☆82Updated 9 months ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆54Updated last year
- ☆18Updated 4 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆45Updated 2 months ago
- An Open-Source Tool for CGRA Accelerators☆50Updated last month
- Collection of digital hardware modules & projects (benchmarks)☆27Updated 3 weeks ago
- A list of our chiplet simulaters☆18Updated 3 years ago
- Benchmarks for Approximate Circuit Synthesis☆12Updated 4 years ago
- This is a python repo for flattening Verilog☆12Updated 2 months ago
- A toolchain for rapid design space exploration of chiplet architectures☆28Updated 4 months ago
- ☆14Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆44Updated 3 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆60Updated 2 years ago
- DATuner Repository☆17Updated 6 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆45Updated 4 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆27Updated 10 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆51Updated 2 weeks ago
- ☆12Updated 10 months ago
- ☆20Updated last year
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆22Updated 4 years ago
- ☆14Updated 5 months ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- CGRA framework with vectorization support.☆18Updated 5 months ago
- ☆29Updated 11 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆72Updated 5 months ago