RotemBenHur / SIMPLE-MAGICLinks
SIMPLE MAGIC: Synthesis and In-memory MaPping of Logic Execution for Memristor Aided loGIC
☆14Updated 5 years ago
Alternatives and similar repositories for SIMPLE-MAGIC
Users that are interested in SIMPLE-MAGIC are comparing it to the libraries listed below
Sorting:
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- ☆19Updated 2 years ago
- DUTH RISC V Microprocessor for High Level Synthesis☆10Updated 2 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆36Updated 6 months ago
- ☆24Updated last year
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆49Updated 7 months ago
- ☆17Updated 4 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 3 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆28Updated 5 years ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆19Updated 7 months ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated 2 weeks ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆69Updated 2 years ago
- Dataset for ML-guided Accelerator Design☆37Updated 8 months ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆39Updated 3 weeks ago
- A toolchain for rapid design space exploration of chiplet architectures☆56Updated 2 weeks ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆23Updated 3 years ago
- This is a python repo for flattening Verilog☆18Updated 3 months ago
- ☆52Updated 2 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆21Updated 4 months ago
- OpenDesign Flow Database☆16Updated 6 years ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆51Updated last year
- ☆34Updated 2 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆51Updated 2 months ago
- CGRA framework with vectorization support.☆34Updated last week
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆36Updated 9 months ago
- ☆22Updated last year
- ☆62Updated 3 months ago