RotemBenHur / SIMPLE-MAGICLinks
SIMPLE MAGIC: Synthesis and In-memory MaPping of Logic Execution for Memristor Aided loGIC
☆14Updated 5 years ago
Alternatives and similar repositories for SIMPLE-MAGIC
Users that are interested in SIMPLE-MAGIC are comparing it to the libraries listed below
Sorting:
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆72Updated 3 years ago
- ☆20Updated 3 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆35Updated 2 months ago
- ☆27Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆54Updated 10 months ago
- ☆18Updated 4 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆24Updated 4 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆28Updated 5 years ago
- DUTH RISC V Microprocessor for High Level Synthesis☆10Updated 2 years ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆20Updated 10 months ago
- ☆63Updated 6 months ago
- Library of approximate arithmetic circuits☆56Updated 3 years ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆18Updated 3 years ago
- Collection of digital hardware modules & projects (benchmarks)☆65Updated 2 weeks ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆25Updated 5 months ago
- ☆14Updated 3 years ago
- Next generation CGRA generator☆115Updated this week
- An integrated CGRA design framework☆91Updated 7 months ago
- This is a tutorial on standard digital design flow☆79Updated 4 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆91Updated last year
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆63Updated 3 months ago
- ☆27Updated 6 years ago
- ☆19Updated 11 months ago
- Spiking Neural Network Accelerator☆15Updated 3 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆85Updated 6 months ago
- Dataset for ML-guided Accelerator Design☆39Updated 11 months ago