RotemBenHur / SIMPLE-MAGIC
SIMPLE MAGIC: Synthesis and In-memory MaPping of Logic Execution for Memristor Aided loGIC
☆14Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for SIMPLE-MAGIC
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆28Updated last month
- Benchmarks for Approximate Circuit Synthesis☆13Updated 4 years ago
- DUTH RISC V Microprocessor for High Level Synthesis☆10Updated last year
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆17Updated last year
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆21Updated 3 years ago
- Dataset for ML-guided Accelerator Design☆31Updated this week
- ☆24Updated 7 months ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆55Updated 2 years ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆17Updated 2 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆46Updated 3 years ago
- An Open-Source Tool for CGRA Accelerators☆57Updated 3 months ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆31Updated 2 years ago
- DASS HLS Compiler☆27Updated last year
- This is a python repo for flattening Verilog☆13Updated last month
- ☆51Updated 10 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆19Updated this week
- Library of approximate arithmetic circuits☆51Updated 2 years ago
- ☆13Updated last year
- HW accelerator mapping optimization framework for in-memory computing☆19Updated 2 months ago
- ☆15Updated 2 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- ☆15Updated this week
- A toolchain for rapid design space exploration of chiplet architectures☆33Updated 6 months ago
- ☆17Updated 3 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 3 years ago
- ☆13Updated 3 years ago