lydiawunan / IronMan
IronMan+alpha: Graph Neural Network and Reinforcement Learning in High-Level Synthesis
☆24Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for IronMan
- ☆20Updated 6 months ago
- ☆15Updated 2 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆35Updated 2 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆47Updated 2 weeks ago
- Dataset for ML-guided Accelerator Design☆31Updated this week
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆17Updated 2 years ago
- ☆29Updated last year
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆17Updated last year
- ☆45Updated last month
- Benchmarks for Approximate Circuit Synthesis☆13Updated 4 years ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆45Updated 5 months ago
- GPU-based logic synthesis tool☆68Updated 4 months ago
- ☆50Updated 3 weeks ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆28Updated last month
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆19Updated this week
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆13Updated 5 months ago
- DATuner Repository☆18Updated 6 years ago
- Global Router Built for ICCAD Contest 2019☆30Updated 4 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆37Updated last year
- ☆28Updated 2 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆75Updated 3 weeks ago
- Collection of digital hardware modules & projects (benchmarks)☆33Updated last week
- DATC RDF☆48Updated 4 years ago
- An infrastructure for integrated EDA☆38Updated last year
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆17Updated 4 months ago
- DATC Robust Design Flow.☆37Updated 4 years ago
- ☆12Updated 2 years ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆17Updated last year
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆13Updated last month