lydiawunan / IronManLinks
IronMan+alpha: Graph Neural Network and Reinforcement Learning in High-Level Synthesis
☆26Updated 3 years ago
Alternatives and similar repositories for IronMan
Users that are interested in IronMan are comparing it to the libraries listed below
Sorting:
- Dataset for ML-guided Accelerator Design☆37Updated 8 months ago
- ☆25Updated last year
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆51Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 6 months ago
- GPU-based logic synthesis tool☆83Updated 3 weeks ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆21Updated last year
- ☆52Updated last month
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated 2 years ago
- Benchmarks for Approximate Circuit Synthesis☆16Updated 4 years ago
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆114Updated 2 years ago
- ☆30Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆52Updated last month
- ☆16Updated 3 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆35Updated 5 months ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆18Updated 3 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆82Updated 2 months ago
- DATC RDF☆51Updated 4 years ago
- ☆18Updated 2 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆53Updated 2 months ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆38Updated last week
- ☆31Updated 3 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated last month
- ☆73Updated last month
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year
- An infrastructure for integrated EDA☆41Updated 2 years ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆23Updated 3 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year