DexWen / FFT_VerilogLinks
FFT implement by verilog_测试验证已通过
☆58Updated 8 years ago
Alternatives and similar repositories for FFT_Verilog
Users that are interested in FFT_Verilog are comparing it to the libraries listed below
Sorting:
- AXI DMA 32 / 64 bits☆116Updated 11 years ago
- AXI总线连接器☆103Updated 5 years ago
- Cortex M0 based SoC☆74Updated 3 years ago
- ☆36Updated 9 years ago
- Must-have verilog systemverilog modules☆36Updated 3 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆66Updated 11 months ago
- PCIE 5.0 Graduation project (Verification Team)☆78Updated last year
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- SPI interface connect to APB BUS with Verilog HDL☆35Updated 4 years ago
- ☆67Updated 9 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆128Updated 4 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- upgrade to e203 (a risc-v core)☆44Updated 4 years ago
- Pipeline FFT Implementation in Verilog HDL☆126Updated 6 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- 视频旋转(2019FPGA大赛)☆35Updated 5 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- APB to I2C☆43Updated 11 years ago
- ARM中通过APB总线连接的UART模块☆66Updated 5 years ago
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆200Updated last year
- AXI Interconnect☆51Updated 3 years ago
- ☆72Updated 4 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆37Updated 8 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆48Updated 5 years ago
- SDRAM controller with AXI4 interface☆96Updated 5 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆72Updated 4 years ago
- DDR2 memory controller written in Verilog☆77Updated 13 years ago
- practice configure AHB-Lite bus protocol☆14Updated 6 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆32Updated 5 years ago