Mshivam2409 / LDPC-DecoderLinks
Implementation of Partially Parellel LDPC Code Decoder in Verilog
☆15Updated 5 years ago
Alternatives and similar repositories for LDPC-Decoder
Users that are interested in LDPC-Decoder are comparing it to the libraries listed below
Sorting:
- A min-sum LDPC decoder written in SystemVerilog (IEEE 1800-2012)☆11Updated 5 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆79Updated 2 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19Updated 13 years ago
- Playground for implementing LDPC codes on FPGA☆17Updated 3 years ago
- DVB-S2 LDPC Decoder☆28Updated 11 years ago
- CORDIC VLSI-IP for deep learning activation functions☆15Updated 6 years ago
- Low Density Parity Check Decoder☆18Updated 9 years ago
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 5 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆54Updated 8 years ago
- Wi-Fi LDPC codec Verilog IP core☆18Updated 6 years ago
- Gaussian noise generator Verilog IP core☆32Updated 2 years ago
- FIR implemention with Verilog☆50Updated 6 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆59Updated last year
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 2 months ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆12Updated 4 years ago
- My code repositry for common use.☆23Updated 4 years ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆28Updated 5 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆73Updated 2 months ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆32Updated 4 years ago
- We made ISAC radar using Zedboard and AD9361, by receiving the transmitted chirp signals, calculating the autocorrelation and FFT to get …☆17Updated 11 months ago
- USB -> AXI Debug Bridge☆41Updated 4 years ago
- IEEE 802.11 OFDM-based transceiver system☆41Updated 8 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Updated 7 years ago
- ☆18Updated 9 years ago
- Generic AXI master stub☆19Updated 11 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 6 years ago
- 16QAM modulation and demodulation by Verilog☆21Updated 5 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆26Updated 6 years ago
- Open FPGA Modules☆24Updated last year
- Verilog实现OFDM基带☆45Updated 9 years ago