Mshivam2409 / LDPC-DecoderLinks
Implementation of Partially Parellel LDPC Code Decoder in Verilog
☆14Updated 4 years ago
Alternatives and similar repositories for LDPC-Decoder
Users that are interested in LDPC-Decoder are comparing it to the libraries listed below
Sorting:
- DVB-S2 LDPC Decoder☆27Updated 10 years ago
- Wi-Fi LDPC codec Verilog IP core☆17Updated 5 years ago
- Playground for implementing LDPC codes on FPGA☆16Updated 2 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆69Updated 2 years ago
- Polar Codes Implementation on Vhdl☆13Updated 9 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆50Updated 7 years ago
- CORDIC VLSI-IP for deep learning activation functions☆15Updated 5 years ago
- FIR implemention with Verilog☆48Updated 6 years ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆22Updated 4 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19Updated 13 years ago
- Turbo coder and decoder☆12Updated last year
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 5 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆10Updated 3 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆54Updated last year
- IEEE 802.11 OFDM-based transceiver system☆34Updated 7 years ago
- NMS_decode☆13Updated 4 years ago
- Polar codes are error correction codes developed by Erdal Arikan which achieves channel capacity and its reduced complexity makes it more…☆17Updated 3 years ago
- IEEE 802.16 OFDM-based transceiver system☆25Updated 5 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆30Updated 3 years ago
- LDPC编码解码matlab代码和Verilog代码及资料☆46Updated 6 years ago
- This project aims to implement a digital predistortion algorithm for power amplifier linearizion using vhdl. It contains VHDL design for …☆16Updated 2 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆20Updated 6 years ago
- Low Density Parity Check Decoder☆16Updated 8 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆36Updated 4 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 3 years ago
- ☆14Updated 7 years ago
- The source codes of the fast x86 LDPC decoder published☆26Updated 4 years ago
- LMS sound filtering by Verilog☆39Updated 5 years ago
- HSPICE and MATLAB simulation files of a tracking SAR ADC☆24Updated 11 months ago
- Verilog实现OFDM基带☆44Updated 9 years ago