Mshivam2409 / LDPC-DecoderLinks
Implementation of Partially Parellel LDPC Code Decoder in Verilog
☆15Updated 5 years ago
Alternatives and similar repositories for LDPC-Decoder
Users that are interested in LDPC-Decoder are comparing it to the libraries listed below
Sorting:
- A min-sum LDPC decoder written in SystemVerilog (IEEE 1800-2012)☆11Updated 5 years ago
- CORDIC VLSI-IP for deep learning activation functions☆15Updated 6 years ago
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 5 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆80Updated 2 years ago
- Playground for implementing LDPC codes on FPGA☆17Updated 3 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆54Updated 8 years ago
- FIR implemention with Verilog☆50Updated 6 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19Updated 13 years ago
- DVB-S2 LDPC Decoder☆29Updated 11 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆59Updated last year
- Low Density Parity Check Decoder☆18Updated 9 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago
- IEEE 802.11 OFDM-based transceiver system☆42Updated 8 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆12Updated 4 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆33Updated 4 years ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆29Updated 5 years ago
- Gaussian noise generator Verilog IP core☆32Updated 2 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 2 months ago
- My code repositry for common use.☆23Updated 4 years ago
- Turbo coder and decoder☆12Updated 2 years ago
- 16QAM modulation and demodulation by Verilog☆21Updated 5 years ago
- Wi-Fi LDPC codec Verilog IP core☆18Updated 6 years ago
- Fractional interpolation using a Farrow structure☆10Updated 2 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆24Updated 6 years ago
- 位宽和深度可定制的异步FIFO☆13Updated last year
- Simple demo showing how to use the ping pong FIFO☆16Updated 9 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆51Updated last year
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆76Updated 2 months ago
- USB -> AXI Debug Bridge☆42Updated 4 years ago
- 基于FPGA的FFT☆19Updated 6 years ago