Mshivam2409 / LDPC-Decoder
Implementation of Partially Parellel LDPC Code Decoder in Verilog
☆14Updated 4 years ago
Alternatives and similar repositories for LDPC-Decoder:
Users that are interested in LDPC-Decoder are comparing it to the libraries listed below
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆65Updated 2 years ago
- DVB-S2 LDPC Decoder☆27Updated 10 years ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆22Updated 4 years ago
- Wi-Fi LDPC codec Verilog IP core☆17Updated 5 years ago
- Polar Codes Implementation on Vhdl☆13Updated 8 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆9Updated 3 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆49Updated 7 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆53Updated last year
- Reed Solomon Encoder and Decoder Digital IP☆19Updated 4 years ago
- CORDIC VLSI-IP for deep learning activation functions☆14Updated 5 years ago
- Playground for implementing LDPC codes on FPGA☆15Updated 2 years ago
- Polar codes are error correction codes developed by Erdal Arikan which achieves channel capacity and its reduced complexity makes it more…☆16Updated 3 years ago
- FIR implemention with Verilog☆47Updated 5 years ago
- Low Density Parity Check Decoder☆15Updated 8 years ago
- XDMA PCIe to DDR4 and GPIO and BRAM for the Innova-2 Flex XCKU15P FPGA☆18Updated last year
- Partial Verilog implimentation of a WiMAX OFDM Phy☆18Updated 12 years ago
- NMS_decode☆13Updated 4 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆29Updated 3 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆100Updated 10 months ago
- IEEE 802.11 OFDM-based transceiver system☆33Updated 7 years ago
- My code repositry for common use.☆22Updated 3 years ago
- This project aims to implement a digital predistortion algorithm for power amplifier linearizion using vhdl. It contains VHDL design for …☆16Updated 2 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆14Updated 2 years ago
- Verilog实现OFDM基带☆42Updated 9 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆30Updated 6 months ago
- ccsds ldpc encdoer and decoder.(CCSDS 131.1-O-2)☆18Updated 7 months ago
- IEEE 802.16 OFDM-based transceiver system☆23Updated 5 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆36Updated 3 years ago
- The source codes of the fast x86 LDPC decoder published☆26Updated 4 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆56Updated 2 years ago