www-asics-ws / wb_conmax
WISHBONE Interconnect
☆11Updated 7 years ago
Alternatives and similar repositories for wb_conmax:
Users that are interested in wb_conmax are comparing it to the libraries listed below
- Verification IP for UART protocol☆16Updated 4 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- ☆16Updated 5 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆28Updated this week
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆15Updated 3 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆14Updated 2 months ago
- To design test bench of the APB protocol☆17Updated 4 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆18Updated 2 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆11Updated 4 years ago
- Various low power labs using sky130☆12Updated 3 years ago
- ☆25Updated 3 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆18Updated 5 years ago
- Direct Access Memory for MPSoC☆12Updated this week
- Hamming ECC Encoder and Decoder to protect memories☆31Updated 2 months ago
- ☆14Updated 5 years ago
- Open FPGA Modules☆23Updated 6 months ago
- UART models for cocotb☆26Updated 2 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆21Updated 6 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 8 years ago
- CORE-V MCU UVM Environment and Test Bench☆21Updated 8 months ago
- ☆21Updated 5 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆11Updated 3 years ago
- verification of simple axi-based cache☆18Updated 5 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- ☆18Updated 8 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- ☆20Updated 5 years ago
- Andes Vector Extension support added to riscv-dv☆14Updated 4 years ago