www-asics-ws / wb_conmaxLinks
WISHBONE Interconnect
☆11Updated 7 years ago
Alternatives and similar repositories for wb_conmax
Users that are interested in wb_conmax are comparing it to the libraries listed below
Sorting:
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- APB Logic☆18Updated 5 months ago
- To design test bench of the APB protocol☆17Updated 4 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆20Updated 5 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆14Updated 3 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- Neural Network accelerator powered by MVUs and RISC-V.☆13Updated 10 months ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆17Updated last year
- Design and UVM-TB of RISC -V Microprocessor☆20Updated 11 months ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Updated 4 months ago
- Various low power labs using sky130☆12Updated 3 years ago
- Verification IP for UART protocol☆17Updated 4 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- Common SystemVerilog RTL modules for RgGen☆13Updated this week
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆28Updated 2 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- Generic AXI master stub☆19Updated 10 years ago
- Open FPGA Modules☆23Updated 7 months ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆19Updated 2 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 6 years ago
- UART models for cocotb☆29Updated 2 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- Generate UVM testbench framework template files with Python 3☆26Updated 5 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆19Updated 9 months ago
- verification of simple axi-based cache☆18Updated 6 years ago
- Modular SRAM-based 2D hierarchical-search Binary Content Addressable Memory (2D-BCAM)☆20Updated 6 months ago
- ITMO SystemC & Verilog assignments - AMBA AHB and SPI☆21Updated 7 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year