hibagus / 64pointFFTProcessor
Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.
☆28Updated 4 years ago
Alternatives and similar repositories for 64pointFFTProcessor:
Users that are interested in 64pointFFTProcessor are comparing it to the libraries listed below
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆39Updated last year
- Dadda multiplier(8*8, 16*16, 32*32) in Verilog HDL.☆34Updated 7 months ago
- EE 260 Winter 2017: Advanced VLSI Design☆60Updated 8 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆61Updated 4 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆65Updated last year
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆40Updated 3 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆56Updated 5 months ago
- ☆26Updated 5 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆21Updated 2 years ago
- Generic FIFO implementation with optional FWFT☆55Updated 4 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆50Updated 7 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆47Updated last year
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- RTL Verilog library for various DSP modules☆84Updated 2 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆33Updated 2 years ago
- ☆27Updated 9 months ago
- General Purpose AXI Direct Memory Access☆48Updated 8 months ago
- SDRAM controller with AXI4 interface☆82Updated 5 years ago
- A 2D convolution hardware implementation written in Verilog☆45Updated 4 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆63Updated 3 years ago
- This repository documents my work on Advanced Physical Design Using OpenLANE/Sky130. The objective of this project was to implement an op…☆14Updated 3 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆62Updated 4 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆20Updated 3 years ago
- A 32 point radix-2 FFT module written in Verilog☆21Updated 4 years ago
- AXI4 BFM in Verilog☆31Updated 8 years ago
- A verilog implementation for Network-on-Chip☆71Updated 6 years ago
- The Verilog source code for DRUM approximate multiplier.☆29Updated last year
- Neural Network accelerator powered by MVUs and RISC-V.☆12Updated 5 months ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆57Updated last year
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆30Updated 2 years ago