Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.
☆36May 20, 2020Updated 6 years ago
Alternatives and similar repositories for 64pointFFTProcessor
Users that are interested in 64pointFFTProcessor are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A 32 point radix-2 FFT module written in Verilog☆25Jun 28, 2020Updated 6 years ago
- Turbo coder and decoder☆12Oct 11, 2023Updated 3 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆77Mar 16, 2026Updated 7 months ago
- Example of a full DC synthesis script for a simple design☆14Feb 25, 2019Updated 7 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- TCP/IP and UDP/IP protocol stack off-loading☆19Aug 9, 2020Updated 6 years ago
- TCL, verilog and shell scripts used while learning Cadence genus, innovus and tempus tools.☆19Oct 24, 2021Updated 5 years ago
- Verilog code for a circuit implementation of Radix-2 FFT☆28Dec 5, 2021Updated 4 years ago
- Spectrum analyzer system using a 512-point FFT, in a Cyclone IV FPGA. Reads i2s audio from the codec and then does all FFT/VGA functions.…☆32Feb 9, 2018Updated 8 years ago
- This project is based on Digital VLSI Testing and Testability. The netlist is given as input, the code performs Dominance fault collapsin…☆11Nov 16, 2021Updated 4 years ago
- A pipelined brainfuck softcore in Verilog☆20Aug 5, 2014Updated 12 years ago
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆18Jan 30, 2023Updated 3 years ago
- WM8731 Audio CODEC using Verilog (DE2-115)☆12Jul 28, 2019Updated 7 years ago
- Cache-accel: FPGA Accelerated Multi-Core Cache Simulator☆14Mar 12, 2022Updated 4 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Nuclei AI Library Optimized For RISC-V Vector☆16Oct 15, 2025Updated last year
- Neuromorphic computing is a new technology which uses very-large-scale integration (VLSI) systems containing electrical analogs that mimi…☆12Dec 17, 2021Updated 4 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆65Oct 17, 2026Updated 2 weeks ago
- FFT implement by verilog_测试验证已通过☆62Sep 14, 2016Updated 10 years ago
- Post-synthesis power optimization via dual-Vth cell assignment and gate re-sizing. Scripting in TCL with custom commands written for Syno…☆14Jun 9, 2021Updated 5 years ago
- Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.☆18Feb 26, 2023Updated 3 years ago
- Example of RISC-V Vector programming☆31Jul 14, 2026Updated 3 months ago
- CUDA optimized Path Tracer☆10Dec 23, 2018Updated 7 years ago
- This project aims to implement a full SDRAM controller for Altera DE2-115 FPGA☆14Nov 24, 2014Updated 11 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆29Feb 18, 2021Updated 5 years ago
- Demo SoC☆10Oct 17, 2023Updated 3 years ago
- A GPT-GNN based verilog netlist partitioner for 3D IC design☆12Jul 9, 2025Updated last year
- Example Risc-V SoC with VexRiscv, custom peripherals and bare metal firmware☆13Aug 24, 2020Updated 6 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆73Jun 25, 2024Updated 2 years ago
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆17Jan 27, 2018Updated 8 years ago
- Design consists of a 32-bit MIPS superscalar pipeline processor in functional Verilog. Runs a cache based memory system, a branch predict…☆14Oct 9, 2017Updated 9 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆11Jun 5, 2020Updated 6 years ago
- A project implementing the CORDIC algorithm for computing cosines and sines using fixed-point decimals in Verilog code（使用定点小数在 verilog 代码…☆11Aug 19, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆10Aug 22, 2023Updated 3 years ago
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago
- ASIC Design of the openSPARC Floating Point Unit☆17Mar 13, 2017Updated 9 years ago
- Analog and power building blocks for sky130 pdk☆23Mar 3, 2021Updated 5 years ago
- IEEE Executive project for the year 2021-2022☆15Nov 22, 2022Updated 3 years ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆16Sep 28, 2017Updated 9 years ago
- 基于FPGA的FFT☆19Feb 18, 2019Updated 7 years ago