Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.
☆35May 20, 2020Updated 5 years ago
Alternatives and similar repositories for 64pointFFTProcessor
Users that are interested in 64pointFFTProcessor are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Turbo coder and decoder☆12Oct 11, 2023Updated 2 years ago
- Radix-4 1024 point fft in verilog☆13Apr 29, 2020Updated 5 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆74Mar 16, 2026Updated last week
- A 32 point radix-2 FFT module written in Verilog☆25Jun 28, 2020Updated 5 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆36Sep 6, 2018Updated 7 years ago
- Nuclei AI Library Optimized For RISC-V Vector☆14Oct 15, 2025Updated 5 months ago
- Pure FPGA implementation of music spectrum and waveform display, supporting background image loading from an SD card,FIR filtering-based …☆30Jan 24, 2025Updated last year
- TCP/IP and UDP/IP protocol stack off-loading☆19Aug 9, 2020Updated 5 years ago
- Dadda multiplier(8*8, 16*16, 32*32) in Verilog HDL.☆42Jun 6, 2024Updated last year
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆15Sep 28, 2017Updated 8 years ago
- Reference implementation of GFDM framework☆16Jun 14, 2018Updated 7 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆18Jul 21, 2020Updated 5 years ago
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 4 years ago
- Generalized Frequency Division Multiplexing (GFDM) library for MATLAB.☆17Jun 27, 2018Updated 7 years ago
- ☆18Sep 3, 2025Updated 6 months ago
- WM8731 Audio CODEC using Verilog (DE2-115)☆10Jul 28, 2019Updated 6 years ago
- OpenTitan FI formal verification framework☆16Aug 29, 2023Updated 2 years ago
- FFT implement by verilog_测试验证已通过☆61Sep 14, 2016Updated 9 years ago
- ☆11Dec 31, 2019Updated 6 years ago
- An up5k board to manage pulse-echo ultrasound acquisition.☆34Jul 16, 2024Updated last year
- Analog and power building blocks for sky130 pdk☆22Mar 3, 2021Updated 5 years ago
- ☆17Nov 14, 2022Updated 3 years ago
- Example Risc-V SoC with VexRiscv, custom peripherals and bare metal firmware☆13Aug 24, 2020Updated 5 years ago
- CUDA optimized Path Tracer☆11Dec 23, 2018Updated 7 years ago
- IEEE Executive project for the year 2021-2022☆11Nov 22, 2022Updated 3 years ago
- ☆10Aug 22, 2023Updated 2 years ago
- Design consists of a 32-bit MIPS superscalar pipeline processor in functional Verilog. Runs a cache based memory system, a branch predict…☆15Oct 9, 2017Updated 8 years ago
- Demo SoC☆10Oct 17, 2023Updated 2 years ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆14Nov 12, 2025Updated 4 months ago
- 基于 Ros2 Humble 的智能物流小车☆14Nov 4, 2023Updated 2 years ago
- We open-source our layout level fast EM simulation tool, EMSim, to the public.☆14Feb 8, 2024Updated 2 years ago
- XCrypto: a cryptographic ISE for RISC-V☆92Jan 5, 2023Updated 3 years ago
- Osmocom DSP utility function library; mirrored from https://gitea.osmocom.org/sdr/libosmo-dsp☆14Jun 24, 2025Updated 9 months ago
- 基于FPGA的FFT☆19Feb 18, 2019Updated 7 years ago
- FIR implemention with Verilog☆50May 18, 2019Updated 6 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆29Feb 21, 2019Updated 7 years ago
- LTE Turbo Decoder using BCJR algorithm☆10Apr 8, 2018Updated 7 years ago
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago
- An example Hardware Processing Engine☆12Feb 4, 2023Updated 3 years ago