hxfycy / 1024-point-fftLinks
Radix-4 1024 point fft in verilog
☆13Updated 5 years ago
Alternatives and similar repositories for 1024-point-fft
Users that are interested in 1024-point-fft are comparing it to the libraries listed below
Sorting:
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆133Updated 4 years ago
- AXI DMA 32 / 64 bits☆122Updated 11 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆188Updated 7 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆233Updated 2 years ago
- AMBA bus lecture material☆489Updated 5 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆133Updated 8 years ago
- 数字IC秋招项目、手撕代码☆39Updated last year
- This is the main repository for all the examples for the book Practical UVM☆212Updated 5 years ago
- uvm AXI BFM(bus functional model)☆264Updated 12 years ago
- Awesome ASIC design verification☆337Updated 3 years ago
- AXI总线连接器☆105Updated 5 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆114Updated 11 months ago
- VIP for AXI Protocol☆159Updated 3 years ago
- UVM examples and projects☆150Updated 5 months ago
- ☆19Updated 5 years ago
- UVM AHB VIP☆90Updated 3 months ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆156Updated 5 years ago
- AMBA AXI VIP☆434Updated last year
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆71Updated 3 years ago
- this repository is vim cfg for verilog.☆54Updated last year
- Reference examples and short projects using UVM Methodology☆285Updated 3 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆115Updated 8 years ago
- An uvm verification env for ahb2apb bridge☆56Updated 4 years ago
- Mirror of william_william/uvm-mcdf on Gitee☆28Updated 3 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆63Updated last year
- IC Verification & SV Demo☆54Updated 4 years ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆151Updated 7 years ago
- This is for uvm_tb_gen☆50Updated 10 months ago
- ☆73Updated 9 years ago