hdmi-ts Project
☆13Jun 11, 2017Updated 8 years ago
Alternatives and similar repositories for hdmi-ts
Users that are interested in hdmi-ts are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Mirror of NeTV FPGA Verilog Code☆15Jan 21, 2012Updated 14 years ago
- Transmission of HDMI Signals over Spartan 6 - XC6SLX45 . Transmission of High-Definition Multimedia Interface (HDMI) and Digital Visual …☆13Feb 13, 2020Updated 6 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆42Oct 16, 2017Updated 8 years ago
- Controller for i2c EEPROM chip in Verilog for Mojo FPGA board☆27Mar 9, 2016Updated 10 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- HDMI with Verilog and an FPGA.☆20Sep 12, 2023Updated 2 years ago
- Minimal DVI / HDMI Framebuffer☆85Aug 9, 2020Updated 5 years ago
- USB-PD-3.1-Verilog☆17Apr 22, 2024Updated last year
- 400 nm SiO2 capacitor simulation of interface trap formation with state transitions in Sentaurus TCAD☆15May 26, 2017Updated 8 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆25Jul 6, 2018Updated 7 years ago
- mirror of elfutils☆10Aug 31, 2018Updated 7 years ago
- HDMI + GPU-pipeline + FFT☆14Mar 4, 2016Updated 10 years ago
- 《关于浮点运算：作为程序员都应该了解什么？》☆27Apr 17, 2018Updated 8 years ago
- hardware implement of huffman coding(written in verilog)☆14Jul 30, 2017Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆15Aug 16, 2023Updated 2 years ago
- SDIO Device Verilog Core☆24Jul 25, 2018Updated 7 years ago
- SPI通信实现FLASH读写☆17Mar 18, 2020Updated 6 years ago
- Verilog FPGA code : including experimental DSP audio processor☆13Dec 1, 2020Updated 5 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- Implemented The UART with FIFO☆15Jul 4, 2019Updated 6 years ago
- mirror of https://git.elphel.com/Elphel/x393☆40Mar 16, 2023Updated 3 years ago
- some sample caffemodel, prototxt, test images and pre compiled loadabes .☆13Apr 30, 2021Updated 4 years ago
- Uses the D8M camera module, then processes the image to detect red objects, and then overlay an x,y crosshair on the largest red object. …☆15Jan 19, 2018Updated 8 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- 8b10b Encoder/Decoder☆13Jul 17, 2014Updated 11 years ago
- The TV80 (Verilog) synthesizable soft core of Zilog Z80 (forked from http://opencores.org/project,tv80)☆10Jan 9, 2016Updated 10 years ago
- Hogge Phase EMFI Detector☆15Jun 16, 2021Updated 4 years ago
- Implementation of pipelined IIR bandstop filter in Verilog, C++ and MATLAB with fixed point arithmetic☆32May 6, 2017Updated 8 years ago
- Processing System Makefiles☆16Apr 10, 2025Updated last year
- Design real-time image processing, object recognition and PID control for Autonomous Drone.☆35Nov 26, 2017Updated 8 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆35Oct 12, 2025Updated 6 months ago
- This is a SPI Master Module Written in Verilog☆14Aug 9, 2018Updated 7 years ago
- Verilog Code for I2C Protocol☆19Nov 12, 2020Updated 5 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆19Mar 6, 2020Updated 6 years ago
- ☆21Dec 31, 2021Updated 4 years ago
- OpenMIPS——《自己动手写CPU》处理器部分☆22Mar 4, 2017Updated 9 years ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Feb 16, 2022Updated 4 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆28Apr 18, 2019Updated 7 years ago
- Basic Simulink Blocks for modeling CDRs and PLLs☆15Apr 25, 2020Updated 5 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆33Nov 6, 2018Updated 7 years ago