AhmedAalaaa / 32-point-FFT-Verilog-design-based-DIT-butterfly-algorithmView external linksLinks
This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clock domains and time-shared design
☆61Jul 21, 2023Updated 2 years ago
Alternatives and similar repositories for 32-point-FFT-Verilog-design-based-DIT-butterfly-algorithm
Users that are interested in 32-point-FFT-Verilog-design-based-DIT-butterfly-algorithm are comparing it to the libraries listed below
Sorting:
- Pipeline FFT Implementation in Verilog HDL☆161Apr 14, 2019Updated 6 years ago
- FFT algorithm for fpga☆25Aug 17, 2021Updated 4 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆48Dec 3, 2023Updated 2 years ago
- Verilog module for calculation of FFT.☆192Aug 22, 2012Updated 13 years ago
- R2FFT is a fully synthesizable verilog module for doing the FFT on an FPGA or ASIC.☆22Apr 30, 2019Updated 6 years ago
- Verilog Implementation of the Number Theoretic Transform (NTT) and its inverse operation (INTT) utilizing modulo arithmetic for lattice-b…☆15Nov 18, 2025Updated 2 months ago
- 基于FPGA的FFT算法并行优化☆12Mar 7, 2024Updated last year
- Developed an algorithm for Attitude Determination and control of a 1DOF 1U Cubesat.☆13Jul 25, 2021Updated 4 years ago
- ☆12May 29, 2020Updated 5 years ago
- A configurable C++ generator of pipelined Verilog FFT cores☆254Apr 18, 2024Updated last year
- Radix-4 1024 point fft in verilog☆13Apr 29, 2020Updated 5 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆50Jul 4, 2019Updated 6 years ago
- FFT implement by verilog_测试验证已通过☆61Sep 14, 2016Updated 9 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Apr 11, 2023Updated 2 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆72Aug 17, 2024Updated last year
- A Chisel implementation for an FPGA Pin Finder thru UART☆17Sep 24, 2024Updated last year
- Verilog code for an efficient and scalable DFT calculator (using the FFT algorithm). Meant to be implemented on an Intel DE10-Lite FPGA d…☆19Jul 10, 2020Updated 5 years ago
- Workflow for Executing CNN Networks on Zynq Ultrascale+ with VITIS AI. Detailed analysis, configuration, and execution of Convolutional N…☆19Apr 8, 2024Updated last year
- 基于FPGA的FFT☆19Feb 18, 2019Updated 6 years ago
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆21Apr 17, 2024Updated last year
- A 32 point radix-2 FFT module written in Verilog☆25Jun 28, 2020Updated 5 years ago
- DeepSig's dataset for Machine Learning of Software Defined Radio☆23Sep 15, 2018Updated 7 years ago
- An Optimizing Framework on MLIR for Efficient FPGA-based Accelerator Generation☆56Mar 22, 2024Updated last year
- An SDR-based open-source C-V2X traffic generator for stress testing vehicular communication☆30May 10, 2022Updated 3 years ago
- Python functions and scripts to analyse cyclostationary signals☆25Feb 14, 2023Updated 3 years ago
- FPGA Technology Exchange Group相关文件管理☆67Jan 3, 2026Updated last month
- Systemverilog DPI-C call Python function☆28Mar 11, 2021Updated 4 years ago
- ☆31Jan 22, 2026Updated 3 weeks ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆27May 12, 2021Updated 4 years ago
- The CORDIC algorithm implemented in Octave/MATLAB and Verilog☆32Mar 31, 2015Updated 10 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆34Dec 11, 2025Updated 2 months ago
- 支持AXI总线协议的8k×8 SP SRAM☆26Mar 26, 2020Updated 5 years ago
- Use ECP5 JTAG port to interact with user design☆33Jul 23, 2021Updated 4 years ago
- Using Python to simulate multipath fading channel☆33Aug 16, 2017Updated 8 years ago
- Verilog code for a low power RFID chip that will communicate with I2C sensors.☆13Apr 18, 2014Updated 11 years ago
- Physical Downlink Shared Channel (PDSCH) in 5G New Radio.☆12Jan 29, 2024Updated 2 years ago
- 本文提出了一种基于多视图卷积神经网络的三维物体识别算法，以实现三维物体的准确识别。首先实现一个标准的卷积神经网络架构，该架构经过训练可以独立地识别形状的渲染视图，以实现即使从单一视图中也可以识别出一个三维形状。随后使用该三维物体多个角度的二维视图通过卷积神经网络识别的结果进…☆11May 16, 2022Updated 3 years ago
- Verilog code for a circuit implementation of Radix-2 FFT☆27Dec 5, 2021Updated 4 years ago
- 基于GSConv+SlimNeck的YOLOv5的消防通道占用检测系统☆10Nov 24, 2023Updated 2 years ago