lucasbrasilino / net2axis
Verilog network module. Models network traffic from pcap to AXI-Stream
☆23Updated 4 years ago
Alternatives and similar repositories for net2axis:
Users that are interested in net2axis are comparing it to the libraries listed below
- Open source FPGA-based NIC and platform for in-network compute☆62Updated 5 months ago
- Ethernet switch implementation written in Verilog☆46Updated last year
- ☆16Updated 3 years ago
- ☆23Updated 3 years ago
- Verilog Content Addressable Memory Module☆104Updated 3 years ago
- This repo contains the Limago code☆82Updated 2 years ago
- native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches☆44Updated 10 years ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆62Updated 8 years ago
- TCAM (Ternary Content-Addressable Memory) in Verilog☆48Updated last year
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆17Updated 5 years ago
- Groundhog - Serial ATA Host Bus Adapter☆22Updated 6 years ago
- Distributed Accelerator OS☆63Updated 3 years ago
- Ethernet 10GE MAC☆45Updated 10 years ago
- Simple hash table on Verilog (SystemVerilog)☆48Updated 9 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago
- Ethernet interface modules for Cocotb☆63Updated last year
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆66Updated 5 months ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- Hardware Assisted IEEE 1588 IP Core☆28Updated 10 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM)☆23Updated 5 months ago
- Framework for FPGA-accelerated Middlebox Development☆43Updated 2 years ago
- ☆14Updated 2 years ago
- ☆33Updated 2 years ago
- Library defining all Ethernet packets in SystemVerilog and in SystemC☆36Updated 8 years ago
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆15Updated last year
- AXI3 Bus Functional Models (Initiator & Target)☆28Updated 2 years ago
- Verilog PCI express components☆22Updated last year
- PCI Express controller model☆55Updated 2 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆25Updated last year