kei-seu / I2CLinks
UVM verification platform for DW_apb_i2c IP core(Master Mode)
☆11Updated 2 years ago
Alternatives and similar repositories for I2C
Users that are interested in I2C are comparing it to the libraries listed below
Sorting:
- ☆11Updated 3 years ago
- ☆26Updated 4 years ago
- ☆20Updated 3 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆24Updated 6 years ago
- UVM Testbench for synchronus fifo☆19Updated 5 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆18Updated 11 years ago
- Verification IP for SPI protocol☆20Updated 5 years ago
- ☆12Updated 10 years ago
- This is a open source project from UVM Community and it is based on an Ethernet Switch System-on-Chip (SoC).☆14Updated 4 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆31Updated 10 months ago
- Verification IP for UART protocol☆20Updated 5 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆36Updated 3 years ago
- ☆24Updated 4 years ago
- Maven Silicon Project☆19Updated 7 years ago
- Simple AMBA VIP, Include axi/ahb/apb☆29Updated last year
- Verilog cache implementation of 4-way FIFO 16k Cache☆20Updated 13 years ago
- ☆17Updated 10 years ago
- ☆45Updated 2 years ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆37Updated 5 years ago
- soc integration script and integration smoke script☆24Updated 3 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆16Updated 5 years ago
- Verification IP for APB protocol☆72Updated 5 years ago
- uvm_axi is a uvm package for modeling and verifying AXI protocol☆20Updated 10 months ago
- Verification IP for APB protocol☆30Updated 5 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆26Updated 3 years ago
- AXI Interconnect☆54Updated 4 years ago
- CORE-V MCU UVM Environment and Test Bench☆24Updated last year
- System Verilog and Emulation. Written all the five channels.☆35Updated 8 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Updated 6 years ago
- Assertion-Based Formal Verification of an AHB2APB bridge, featuring SystemVerilog assertions, RTL designs, and detailed documentation inc…☆23Updated last year