kei-seu / I2CLinks
UVM verification platform for DW_apb_i2c IP core(Master Mode)
☆10Updated 2 years ago
Alternatives and similar repositories for I2C
Users that are interested in I2C are comparing it to the libraries listed below
Sorting:
- ☆11Updated 3 years ago
- ☆26Updated 4 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆24Updated 5 years ago
- This is a open source project from UVM Community and it is based on an Ethernet Switch System-on-Chip (SoC).☆14Updated 4 years ago
- ☆20Updated 2 years ago
- UVM Testbench for synchronus fifo☆17Updated 5 years ago
- Verification IP for UART protocol☆20Updated 5 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆35Updated 2 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆26Updated 8 months ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆17Updated 11 years ago
- Verification IP for SPI protocol☆20Updated 5 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- commit rtl and build cosim env☆15Updated last year
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆14Updated 3 years ago
- Maven Silicon Project☆19Updated 7 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- ☆17Updated 10 years ago
- ☆12Updated 9 years ago
- ☆23Updated 4 years ago
- ☆10Updated 5 years ago
- Simple AMBA VIP, Include axi/ahb/apb☆27Updated last year
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Updated 6 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆20Updated 12 years ago
- AXI Interconnect☆53Updated 4 years ago
- To design test bench of the APB protocol☆17Updated 4 years ago
- Verification IP for APB protocol☆70Updated 4 years ago
- 包括同步FIFO(输入输出位宽相同),异步FIFO(输入输出位宽相同),异步FIFO(能实现输出数据位宽 是输入数据位宽的1/2或2倍)☆21Updated 2 years ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆37Updated 5 years ago
- ☆43Updated last year
- Verification AXI-4 bus standard using UVM and System Verilog☆15Updated 7 years ago