UVM verification platform for DW_apb_i2c IP core(Master Mode)
☆13Aug 21, 2023Updated 2 years ago
Alternatives and similar repositories for I2C
Users that are interested in I2C are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆18Jul 3, 2025Updated 9 months ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆40Jun 24, 2020Updated 5 years ago
- This is a open source project from UVM Community and it is based on an Ethernet Switch System-on-Chip (SoC).☆15May 16, 2021Updated 4 years ago
- CORE-V MCU UVM Environment and Test Bench☆26Jul 19, 2024Updated last year
- a very simple risc_cpu verification demo with uvm☆27Apr 28, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- UVM verification kits which uses YASA as simulation script☆18Dec 10, 2019Updated 6 years ago
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- ☆18Jul 3, 2025Updated 9 months ago
- ☆18Aug 26, 2016Updated 9 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- ☆11May 8, 2022Updated 3 years ago
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 2 years ago
- ☆26May 31, 2021Updated 4 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆14Nov 9, 2015Updated 10 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- 10 Gigabit Ethernet MAC Core UVM Verification☆18Oct 5, 2023Updated 2 years ago
- ☆19Aug 11, 2022Updated 3 years ago
- FPGA Low latency 10GBASE-R PCS☆13May 23, 2023Updated 2 years ago
- Miscellaneous components for bluespec☆11Nov 18, 2024Updated last year
- Learn the Design of a 6-stage pipelined RISC-V CPU☆16Oct 22, 2025Updated 5 months ago
- Bitmap Processing Library & AXI-Stream Video Image VIP☆36Apr 11, 2022Updated 4 years ago
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆43Jul 11, 2025Updated 9 months ago
- Simple template-based UVM code generator☆30Updated this week
- Convert an image to a GDS format for inclusion in a zerotoasic project☆19Jun 16, 2022Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆79Mar 21, 2024Updated 2 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- 开放验证平台NutShell Cache验证案例☆11Dec 2, 2025Updated 4 months ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Aug 28, 2023Updated 2 years ago
- This is the repository for the IEEE version of the book☆82Sep 29, 2020Updated 5 years ago
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- This project is AHB_SRAM design based on 启芯学堂,which contains all the source files.☆14Mar 13, 2022Updated 4 years ago
- ☆22Mar 27, 2026Updated 3 weeks ago
- Yet Another Simulation Architecture☆81Sep 17, 2020Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- make your verilog DUT test more smart☆22Sep 9, 2016Updated 9 years ago
- ☆13Apr 1, 2017Updated 9 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆31Jun 1, 2022Updated 3 years ago
- Design and UVM Verification of an ALU☆13Jun 14, 2024Updated last year
- Memory Level Verification of Dual Port RAM using SystemVerilog and Universal Verification Methodology Environments with assertions,functi…☆29Nov 21, 2020Updated 5 years ago
- Verification IP for UART protocol☆24Aug 3, 2020Updated 5 years ago
- Assertion-Based Formal Verification of an AHB2APB bridge, featuring SystemVerilog assertions, RTL designs, and detailed documentation inc…☆34Mar 23, 2024Updated 2 years ago