maxs-well / Ethernet-design-verilog
Gigabit Ethernet UDP communication driver
☆74Updated 5 years ago
Alternatives and similar repositories for Ethernet-design-verilog:
Users that are interested in Ethernet-design-verilog are comparing it to the libraries listed below
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆68Updated 3 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆33Updated 3 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆48Updated 3 years ago
- FFT implement by verilog_测试验证已通过☆54Updated 8 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆36Updated 8 years ago
- Interface Protocol in Verilog☆49Updated 5 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆69Updated 10 months ago
- AXI Interface Nand Flash Controller (Sync mode)☆91Updated 7 months ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆121Updated last year
- FPGA Technology Exchange Group相关文件管理☆43Updated last year
- FPGA和USB3.0桥片实现USB3.0通信☆63Updated 3 years ago
- RTL Verilog library for various DSP modules☆86Updated 3 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆49Updated 2 years ago
- 基于FPGA的三速以太网UDP协议栈设计☆22Updated last year
- 视频旋转(2019FPGA大赛)☆33Updated 4 years ago
- Cortex M0 based SoC☆71Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆79Updated 5 years ago
- ☆30Updated 5 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆55Updated 2 years ago
- ☆57Updated 2 years ago
- Verilog SPI master and slave☆52Updated 9 years ago
- FPGAandLAN☆25Updated 3 years ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆170Updated last year
- asynchronous FIFO that support Non-symmetric aspect ratios(different read and write data widths), First-Word Fall-Through and data counte…☆18Updated last year
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆21Updated last year
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆115Updated last year
- Verilog digital signal processing components☆131Updated 2 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交 互式调…☆178Updated last year
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆81Updated 4 years ago