maxs-well / Ethernet-design-verilogLinks
Gigabit Ethernet UDP communication driver
☆80Updated 6 years ago
Alternatives and similar repositories for Ethernet-design-verilog
Users that are interested in Ethernet-design-verilog are comparing it to the libraries listed below
Sorting:
- ☆79Updated 3 years ago
- FFT implement by verilog_测试验证已通过☆58Updated 9 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆98Updated last year
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆39Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆158Updated 9 months ago
- Hardware Assisted IEEE 1588 IP Core☆30Updated 11 years ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆144Updated 2 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆77Updated 4 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆140Updated last year
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆61Updated 3 years ago
- Must-have verilog systemverilog modules☆37Updated 3 years ago
- RTL Verilog library for various DSP modules☆93Updated 3 years ago
- A SATA host (HBA) core based on Xilinx FPGA with GTH to read/write hard disk. 一个基于Xilinx FPGA中的GTH的SATA host控制器, 用来读写硬盘。☆123Updated 2 years ago
- Verilog based BCH encoder/decoder☆127Updated 3 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆93Updated 8 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆38Updated 8 years ago
- ☆32Updated 4 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆80Updated last year
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆75Updated last year
- Cortex M0 based SoC☆75Updated 4 years ago
- Verilog module for calculation of FFT.☆188Updated 13 years ago
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆81Updated 5 years ago
- UART -> AXI Bridge☆67Updated 4 years ago
- An FPGA-based LZMA compressor for generic data compression. 基于FPGA的LZMA压缩器,用于通用数据压缩。☆88Updated 2 years ago
- PCIE 5.0 Graduation project (Verification Team)☆88Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- 视频旋转(2019FPGA大赛)☆37Updated 5 years ago