maxs-well / Ethernet-design-verilogLinks
Gigabit Ethernet UDP communication driver
☆79Updated 6 years ago
Alternatives and similar repositories for Ethernet-design-verilog
Users that are interested in Ethernet-design-verilog are comparing it to the libraries listed below
Sorting:
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆38Updated 4 years ago
- ☆73Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆85Updated 5 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆72Updated 4 years ago
- FFT implement by verilog_测试验证已通过☆58Updated 8 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆96Updated 11 months ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆57Updated 3 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆73Updated last year
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆131Updated last year
- Must-have verilog systemverilog modules☆36Updated 3 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- Cortex M0 based SoC☆74Updated 3 years ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆134Updated last year
- 这是我所开发的两个项目, 包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆93Updated 7 years ago
- FPGA Technology Exchange Group相关文件管理☆45Updated 3 months ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆152Updated 5 months ago
- Verilog digital signal processing components☆146Updated 2 years ago
- SDRAM controller with AXI4 interface☆96Updated 5 years ago
- Verilog module for calculation of FFT.☆178Updated 12 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- Verilog SPI master and slave☆57Updated 9 years ago
- 视频旋转(2019FPGA大赛)☆35Updated 5 years ago
- UART -> AXI Bridge☆61Updated 4 years ago
- ☆36Updated 9 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆235Updated last year
- Verilog based BCH encoder/decoder☆123Updated 2 years ago
- ☆31Updated 5 years ago
- PCIE 5.0 Graduation project (Verification Team)☆78Updated last year