mattvenn / fpga-sdftLinks
sliding DFT for FPGA, targetting Lattice ICE40 1k
☆77Updated 5 years ago
Alternatives and similar repositories for fpga-sdft
Users that are interested in fpga-sdft are comparing it to the libraries listed below
Sorting:
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆117Updated 4 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- A collection of demonstration digital filters☆155Updated last year
- A collection of phase locked loop (PLL) related projects☆108Updated last year
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆109Updated 8 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆64Updated last week
- A configurable C++ generator of pipelined Verilog FFT cores☆246Updated last year
- assorted library of utility cores for amaranth HDL☆96Updated 11 months ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆59Updated 4 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆88Updated 2 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆72Updated 3 years ago
- Digital Interpolation Techniques Applied to Digital Signal Processing☆62Updated last year
- Audio controller (I2S, SPDIF, DAC)☆88Updated 5 years ago
- Nitro USB FPGA core☆87Updated last year
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆69Updated 7 years ago
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆44Updated 3 years ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆71Updated 3 years ago
- A series of CORDIC related projects☆110Updated 9 months ago
- JESD204B core for Migen/MiSoC☆36Updated 4 years ago
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆11Updated 2 weeks ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆95Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆92Updated 5 years ago
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆44Updated 4 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- A basic Soft(Gate)ware Defined Radio architecture☆93Updated last year
- MIPI DSI controller☆79Updated 3 years ago
- Verilog wishbone components☆117Updated last year
- Digital FM Radio Receiver for FPGA☆62Updated 9 years ago
- Wishbone controlled I2C controllers☆52Updated 9 months ago
- VHDL Library for implementing common DSP functionality.☆30Updated 6 years ago