sliding DFT for FPGA, targetting Lattice ICE40 1k
☆76Apr 24, 2020Updated 6 years ago
Alternatives and similar repositories for fpga-sdft
Users that are interested in fpga-sdft are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FFT implement by verilog_测试验证已通过☆62Sep 14, 2016Updated 9 years ago
- An embeddable FPGA SoM designed for high-speed audio and USB applications.☆35Jun 21, 2026Updated last month
- This project demonstrates DSP capabilities of Terasic DE2-115☆29Jun 22, 2018Updated 8 years ago
- A configurable C++ generator of pipelined Verilog FFT cores☆265Apr 18, 2024Updated 2 years ago
- There are many RISC V projects on iCE40. This one is mine.☆16Jun 25, 2020Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- FFT algorithm for fpga☆26Aug 17, 2021Updated 4 years ago
- 基于FPGA的FFT☆19Feb 18, 2019Updated 7 years ago
- ☆64Jul 21, 2020Updated 6 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆135Feb 11, 2021Updated 5 years ago
- crap-o-scope scope implementation for icestick☆20Jun 1, 2018Updated 8 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- ☆12May 29, 2020Updated 6 years ago
- understanding the tinyfpga bootloader☆25Apr 22, 2018Updated 8 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Spectrum analysis and digital downconversion of high sample rates☆13Apr 24, 2023Updated 3 years ago
- Time to Digital Converter (TDC)☆37Dec 27, 2020Updated 5 years ago
- R2FFT is a fully synthesizable verilog module for doing the FFT on an FPGA or ASIC.☆22Apr 30, 2019Updated 7 years ago
- NeoPixel LED Controller | NeoPixel LED 控制器 | 基於MAX10 FPGA的音樂全彩光立方LED控制器☆12Jan 4, 2022Updated 4 years ago
- Audio mixer for Zynq-7000☆12Sep 7, 2018Updated 7 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆58Oct 9, 2024Updated last year
- ☆26Jun 7, 2020Updated 6 years ago
- ☆13Nov 8, 2025Updated 8 months ago
- Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.☆40Jan 22, 2026Updated 6 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Primary GIT Repository for the Zephyr Project☆13Updated this week
- Experiments getting a Cypress FX3 SuperSpeed USB3 dev kit to behave as a logic analyzer.☆29Oct 2, 2017Updated 8 years ago
- Some assorted examples of nmigen designs☆19Nov 5, 2023Updated 2 years ago
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆259Aug 21, 2023Updated 2 years ago
- ☆30Dec 22, 2020Updated 5 years ago
- Utilities for the ECP5 FPGA☆17Aug 5, 2021Updated 4 years ago
- Space CACD☆11Oct 16, 2019Updated 6 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆65May 18, 2019Updated 7 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 12 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- VUnit test explorer for VSCode☆12Dec 30, 2022Updated 3 years ago
- Single file forward and inverse Sliding DFT in C, C++ and Python☆40Jun 14, 2025Updated last year
- Verilog module for calculation of FFT.☆195Aug 22, 2012Updated 13 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- ice40 UltraPlus demos☆23Oct 12, 2020Updated 5 years ago
- ☆30Feb 4, 2021Updated 5 years ago
- Verilog code for an efficient and scalable DFT calculator (using the FFT algorithm). Meant to be implemented on an Intel DE10-Lite FPGA d…☆19Jul 10, 2020Updated 6 years ago