lijiaxun-sgms / w25q128jvxim_v_simLinks
Verilog Model for W25Q128JVxIM Serial Flash Memory
☆13Updated 5 years ago
Alternatives and similar repositories for w25q128jvxim_v_sim
Users that are interested in w25q128jvxim_v_sim are comparing it to the libraries listed below
Sorting:
- AHB DMA 32 / 64 bits☆55Updated 10 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆43Updated last year
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆32Updated 5 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆20Updated 6 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆14Updated 10 years ago
- Verification IP for APB protocol☆66Updated 4 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- AXI Interconnect☆49Updated 3 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆26Updated 4 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆60Updated last year
- Sample UVM code for axi ram dut☆33Updated 3 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 5 years ago
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆21Updated 3 years ago
- A 32 point radix-2 FFT module written in Verilog☆23Updated 4 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆15Updated 7 years ago
- ☆13Updated 3 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Asynchronous fifo in verilog☆35Updated 9 years ago
- SPI interface connect to APB BUS with Verilog HDL☆32Updated 3 years ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆32Updated 4 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆25Updated last year
- ☆19Updated last year
- Use Verilog to complete the design of various digital circuits, including common interfaces, such as UART, Bluetooth, IIC, AMBA, etc. It …☆27Updated 4 years ago
- UART design in SV and verification using UVM and SV☆44Updated 5 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- APB to I2C☆41Updated 10 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- ☆25Updated 4 years ago