Verilog Model for W25Q128JVxIM Serial Flash Memory
☆18Jun 7, 2020Updated 5 years ago
Alternatives and similar repositories for w25q128jvxim_v_sim
Users that are interested in w25q128jvxim_v_sim are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A curated list of awesome Ethereum tutorials, articles, and resources.☆12Apr 10, 2018Updated 8 years ago
- This place provide different SRAM cells netlist to be simulated with HSpice tool in sub-20nm FinFET technologies.☆12Dec 31, 2020Updated 5 years ago
- Various projects of SPI loader module for xilinx fpga☆33Jul 20, 2020Updated 5 years ago
- A well-posed RRAM SPICE model implemented in Verilog-A, based on Stanford/ASU filamentary model, using code developed at UC Berkeley☆13Nov 30, 2020Updated 5 years ago
- This is about the implementation of (2,1,4) Convolutional Encoder and Viterbi Decoder using Verilog VHDL.☆14Aug 12, 2020Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- (CVPR 2024)Official implementation of KDBTS: Boosting Self-Supervision for Single-View Scene Completion via Knowledge Distillation☆10Jan 20, 2026Updated 3 months ago
- Project 2.2 Frequency counter☆12May 30, 2025Updated 11 months ago
- [ICML2025] KVTuner: Sensitivity-Aware Layer-wise Mixed Precision KV Cache Quantization for Efficient and Nearly Lossless LLM Inference☆28Jan 27, 2026Updated 3 months ago
- ☆14Dec 15, 2017Updated 8 years ago
- Code of "Eva-CiM: A System-Level Performance and Energy Evaluation Framework for Computing-in-Memory Architectures", TCAD 2020☆14Apr 1, 2021Updated 5 years ago
- An open-source Verilog implementation of Serial Peripheral Interface protocol with simulation support for efficient data exchange.☆15Dec 26, 2023Updated 2 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- ☆17Jul 23, 2018Updated 7 years ago
- Modified the conventional JPEG compression algorithm with Lloyd-Max Quantizer. Implemented in MATLAB and tested on Xilinx Artix-7 FPGA.☆18Aug 31, 2020Updated 5 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Toy OFDM Communication System with FPGA☆12Dec 13, 2021Updated 4 years ago
- ☆18Jun 15, 2022Updated 3 years ago
- ☆146Oct 3, 2020Updated 5 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- I2S transciever implemented in Verilog HDL☆33Oct 11, 2017Updated 8 years ago
- Репозиторий заданий и примеров направления функциональной верификации Школы синтеза цифровых схем☆22Mar 7, 2026Updated 2 months ago
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago
- This project presents a novel approach for J peak detection in Heart-Rate monitoring. The proposed approach employs accelerometers to col…☆10Oct 30, 2023Updated 2 years ago
- code and data for paper Joint Image and Depth Estimation with Mask-Based Lensless Cameras☆12Oct 4, 2020Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- The code for ICCV 2023 paper, Adaptive Reordering Sampler with Neurally Guided MAGSAC☆24Nov 29, 2023Updated 2 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- [CVPR 2022] Code for the paper "Quantization-aware Deep Optics for Diffractive Snapshot Hyperspectral Imaging".☆15Oct 6, 2022Updated 3 years ago
- 模式识别实验：BP神经网络的matlab实现（根据BP数学原理实现的代码）☆16Apr 30, 2017Updated 9 years ago
- A small and simple rv32i core written in Verilog☆18Jul 29, 2022Updated 3 years ago
- Solving physionet2017 with RCRNN☆10Jun 11, 2019Updated 6 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- ☆14Feb 8, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14Jan 16, 2026Updated 3 months ago
- Unofficial Reproduction: Capacity estimation of lithium-ion batteries based on adaptive empirical wavelet transform and long short-term m…☆12Oct 28, 2024Updated last year
- ☆24Jan 12, 2016Updated 10 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆18Nov 16, 2023Updated 2 years ago
- Deep learning extended depth-of-field microscope for fast and slide-free histology☆13Nov 22, 2021Updated 4 years ago
- SPI core☆12Jul 17, 2014Updated 11 years ago
- Processing the audio signal from a Handheld Doppler Ultrasound scan device to study the volumetric flow of blood by reading the spectral …☆10May 28, 2019Updated 6 years ago