Verilog Model for W25Q128JVxIM Serial Flash Memory
☆18Jun 7, 2020Updated 6 years ago
Alternatives and similar repositories for w25q128jvxim_v_sim
Users that are interested in w25q128jvxim_v_sim are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This place provide different SRAM cells netlist to be simulated with HSpice tool in sub-20nm FinFET technologies.☆12Dec 31, 2020Updated 5 years ago
- Various projects of SPI loader module for xilinx fpga☆34Jul 20, 2020Updated 6 years ago
- Project 2.2 Frequency counter☆12May 30, 2025Updated last year
- ☆18Aug 26, 2026Updated 2 weeks ago
- Video Stream Scaler☆43Jul 17, 2014Updated 12 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Code of "Eva-CiM: A System-Level Performance and Energy Evaluation Framework for Computing-in-Memory Architectures", TCAD 2020☆14Apr 1, 2021Updated 5 years ago
- An open-source Verilog implementation of Serial Peripheral Interface protocol with simulation support for efficient data exchange.☆16Dec 26, 2023Updated 2 years ago
- Modified the conventional JPEG compression algorithm with Lloyd-Max Quantizer. Implemented in MATLAB and tested on Xilinx Artix-7 FPGA.☆18Aug 31, 2020Updated 6 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- ☆18Jul 23, 2018Updated 8 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- ☆146Oct 3, 2020Updated 5 years ago
- A common API for interfacing with secure services☆17Jul 10, 2026Updated 2 months ago
- I2S transciever implemented in Verilog HDL☆33Oct 11, 2017Updated 8 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Repositorio donde realizar las entregas del tutorial de Electrónica digital para makers con FPGAs libres☆64Nov 30, 2024Updated last year
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Jul 23, 2020Updated 6 years ago
- 模式识别实验：BP神经网络的matlab实现（根据BP数学原理实现的代码）☆16Apr 30, 2017Updated 9 years ago
- MATLAB Project to Classify Different Sleep Stages of the EEG Signals using Machine Learning (Random Forest and Support Vector Machine)☆13Jan 18, 2025Updated last year
- HDMI + GPU-pipeline + FFT☆14Mar 4, 2016Updated 10 years ago
- AXI总线连接器☆109Mar 26, 2020Updated 6 years ago
- The code for ICCV 2023 paper, Adaptive Reordering Sampler with Neurally Guided MAGSAC☆24Nov 29, 2023Updated 2 years ago
- code and data for paper Joint Image and Depth Estimation with Mask-Based Lensless Cameras☆12Oct 4, 2020Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 3 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- [CVPR 2022] Code for the paper "Quantization-aware Deep Optics for Diffractive Snapshot Hyperspectral Imaging".☆16Oct 6, 2022Updated 3 years ago
- ☆13Jun 4, 2020Updated 6 years ago
- Simple projects with the CYC1000 FPGA board☆11Apr 21, 2020Updated 6 years ago
- Arena Allocator implementation in C☆13Jun 20, 2025Updated last year
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14May 26, 2026Updated 3 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- FFT implement by verilog_测试验证已通过☆62Sep 14, 2016Updated 9 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Implementation of Input Stationary, Weight Stationary and Output Stationary dataflow for given neural network on a tiled architecture☆10Apr 19, 2020Updated 6 years ago
- SPI core☆12Jul 17, 2014Updated 12 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated 2 years ago
- PNG encoder, implemented in VHDL☆23Mar 30, 2024Updated 2 years ago
- This is a tool to login qq zone using python, with multithreads to scrapy what you want,such as, message, blogs board, and photos.☆10May 11, 2017Updated 9 years ago
- A proc-macro to get Vec<u8> from struct and vise versa☆15Jun 14, 2022Updated 4 years ago
- A small and simple rv32i core written in Verilog☆18Jul 29, 2022Updated 4 years ago