xdesigns / 4way-cache
Verilog cache implementation of 4-way FIFO 16k Cache
☆19Updated 11 years ago
Related projects ⓘ
Alternatives and complementary repositories for 4way-cache
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆27Updated last year
- AHB-APB UVM Verification Environment☆17Updated 9 years ago
- ☆16Updated 2 years ago
- AXI Interconnect☆46Updated 3 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆16Updated 3 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆18Updated 4 years ago
- Verification IP for APB protocol☆56Updated 3 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆20Updated 2 years ago
- Verification IP for APB protocol☆25Updated 4 years ago
- Verification IP for SPI protocol☆16Updated 4 years ago
- Verification IP for I2C protocol☆36Updated 3 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆42Updated 8 months ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆28Updated 4 years ago
- UART design in SV and verification using UVM and SV☆37Updated 4 years ago
- This repository contains an example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT.☆34Updated 4 years ago
- a very simple risc_cpu verification demo with uvm☆22Updated 5 years ago
- Sample UVM code for axi ram dut☆28Updated 2 years ago
- Maven Silicon Project☆18Updated 6 years ago
- UVM resource from github, run simulation use YASAsim flow☆26Updated 4 years ago
- generate UVM testbench using python☆26Updated 6 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆54Updated last year
- Generic AXI to AHB bridge☆15Updated 10 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆31Updated 2 years ago
- verification of simple axi-based cache☆17Updated 5 years ago
- soc integration script and integration smoke script☆21Updated 2 years ago
- AXI4 BFM in Verilog☆32Updated 7 years ago
- UVM Testbench for synchronus fifo☆15Updated 4 years ago
- ☆34Updated 9 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆10Updated 4 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆29Updated 6 years ago