xdesigns / 4way-cache
Verilog cache implementation of 4-way FIFO 16k Cache
☆19Updated 12 years ago
Alternatives and similar repositories for 4way-cache:
Users that are interested in 4way-cache are comparing it to the libraries listed below
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆30Updated 2 years ago
- AXI Interconnect☆47Updated 3 years ago
- ☆16Updated 2 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆24Updated 2 years ago
- Verification IP for APB protocol☆57Updated 4 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 3 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆36Updated 2 years ago
- System Verilog and Emulation. Written all the five channels.☆32Updated 7 years ago
- ☆24Updated 3 years ago
- Verification IP for SPI protocol☆17Updated 4 years ago
- generate UVM testbench using python☆27Updated 6 years ago
- This repository contains an example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT.☆38Updated 4 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆16Updated 10 years ago
- ☆12Updated 9 years ago
- Verification IP for APB protocol☆26Updated 4 years ago
- AHB-APB UVM Verification Environment☆17Updated 9 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆31Updated 2 years ago
- a very simple risc_cpu verification demo with uvm☆22Updated 5 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆16Updated 2 weeks ago
- verification of simple axi-based cache☆18Updated 5 years ago
- 支持AXI总线协议的8k×8 SP SRAM☆25Updated 4 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 6 years ago
- Maven Silicon Project☆17Updated 6 years ago
- Generic AXI to AHB bridge☆16Updated 10 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆57Updated last year
- AXI4 BFM in Verilog☆31Updated 8 years ago
- DDR3 function verification environment in UVM☆23Updated 6 years ago
- UART design in SV and verification using UVM and SV☆40Updated 5 years ago
- UVM Testbench for synchronus fifo☆16Updated 4 years ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆29Updated 4 years ago