DexWen / LMS-Adaptive-filter
LMS-Adaptive Filter implement using verilog and Matlab
☆42Updated 8 years ago
Alternatives and similar repositories for LMS-Adaptive-filter:
Users that are interested in LMS-Adaptive-filter are comparing it to the libraries listed below
- LMS sound filtering by Verilog☆39Updated 4 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆28Updated 3 years ago
- FIR implemention with Verilog☆46Updated 5 years ago
- FFT implement by verilog_测试验证已通过☆54Updated 8 years ago
- Use Verilog to complete the design of various digital circuits, including common interfaces, such as UART, Bluetooth, IIC, AMBA, etc. It …☆27Updated 4 years ago
- Distributed arithmetic (DA) is another way of implementing a dot product where one of the arrays has constant elements. The DA can be eff…☆15Updated 3 years ago
- Reed Solomon Encoder and Decoder Digital IP☆19Updated 4 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆59Updated 6 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆50Updated 7 years ago
- 基于FPGA的图像处理模块（出自于crazybingo）（将部分IP换为纯Verilog用于跨平台移植）☆45Updated 4 years ago
- This project aims to integrate image acquisition with AI acceleration to achieve functions such as multi-channel video source input captu…☆15Updated last year
- Integration of SIFT and LES Algorithms☆12Updated 10 months ago
- Verilog code for an efficient and scalable DFT calculator (using the FFT algorithm). Meant to be implemented on an Intel DE10-Lite FPGA d…☆14Updated 4 years ago
- FIR filter implementation☆25Updated 5 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆32Updated 3 years ago
- 基于FPGA的三速以太网UDP协议栈设计☆22Updated 11 months ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆21Updated 6 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆60Updated 7 months ago
- 七路图像在FPGA中实现拼接，代码会不断添加进来。☆24Updated 3 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆69Updated 2 years ago
- FPGA图像处理仿真平台☆25Updated 2 years ago
- Modified the conventional JPEG compression algorithm with Lloyd-Max Quantizer. Implemented in MATLAB and tested on Xilinx Artix-7 FPGA.☆16Updated 4 years ago
- Hardware Design and Verification of a configurable and parametrized 50th order low-pass FIR filter starting from MATLAB Modeling to Veril…☆22Updated 2 years ago
- An AXI DDR3 SDRAM controller for FPGA☆31Updated last year
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆21Updated last year
- ccsds ldpc encdoer and decoder.(CCSDS 131.1-O-2)☆15Updated 5 months ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆17Updated 6 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆9Updated 3 years ago
- How to Accelerate an Image Upscaling CNN on FPGA Using HLS☆23Updated 3 years ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆36Updated 8 years ago