Pipelined FFT/IFFT 64 points processor
☆11Jul 17, 2014Updated 12 years ago
Alternatives and similar repositories for pipelined_fft_64
Users that are interested in pipelined_fft_64 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Spiking Neural Network Accelerator☆15May 18, 2022Updated 4 years ago
- CORDIC VLSI-IP for deep learning activation functions☆15Jul 13, 2019Updated 7 years ago
- 通信天线建模 与MATLAB仿真分析代码☆11May 20, 2017Updated 9 years ago
- Pipeline FFT Implementation in Verilog HDL☆179Apr 14, 2019Updated 7 years ago
- Y80e - Z80/Z180 compatible processor extended by eZ80 instructions☆23Jul 17, 2014Updated 12 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- 助记词碰撞器下载/私钥碰撞器下载☆11Mar 12, 2025Updated last year
- H.264/AVC Baseline Decoder☆16Jul 17, 2014Updated 12 years ago
- Miscellaneous prototype hardware that wasn't major enough to warrant a dedicated repo☆17Oct 29, 2026Updated last week
- Who doesn’t dream of a new FPGA family that can provide embedded hard neurons in its silicon architecture fabric instead of the conventio…☆16Jul 4, 2018Updated 8 years ago
- Amber ARM-compatible core☆18Jul 17, 2014Updated 12 years ago
- RTL code for the DPU chip designed for irregular graphs☆14May 30, 2022Updated 4 years ago
- Booth encoded Wallace tree multiplier☆17May 24, 2018Updated 8 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 12 years ago
- HB-NPU simulator runs the HB-DRAM PNM accelerator, HB-NPU, based on DRAMsim3 open source DRAM simulator.☆14Oct 21, 2026Updated 2 weeks ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- A small Neural Network Processor for Edge devices.☆20Nov 22, 2022Updated 3 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆53Jul 4, 2019Updated 7 years ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- Basic scripts for Synopsys Design Compiler and Synopsys IC Compiler☆10Mar 31, 2018Updated 8 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆33Feb 11, 2024Updated 2 years ago
- Verilog module for calculation of FFT.☆198Aug 22, 2012Updated 14 years ago
- This is a learning tool for junior/senior level electrical engineering students to get a better understanding of OFDM communication throu…☆19Feb 18, 2025Updated last year
- Open-source simulator for Surface Plasmon Resonance (SPR) applications implemented in C++ language.☆13Sep 3, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Hardware implementation of a Fixed Point Recursive Forward and Inverse FFT algorithm☆17Mar 3, 2018Updated 8 years ago
- Example of ESP32 FUOTA process with rollback☆10Jan 30, 2024Updated 2 years ago
- Hardware and software implementation of Sparsely-active SNNs☆26Mar 6, 2026Updated 8 months ago
- Autocorrelation and cross-correlation signal☆12Oct 19, 2020Updated 6 years ago
- 64-bit MISC Architecture CPU☆13Dec 13, 2016Updated 9 years ago
- Generate Synthetic Benchmarks for FPGA Research☆10Aug 16, 2022Updated 4 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆23Jan 31, 2020Updated 6 years ago
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago
- GNUduino - Arduino made with gEDA☆12Mar 5, 2011Updated 15 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ☆22Jan 9, 2024Updated 2 years ago
- Deep SNNs with various neural coding methods (rate, phase, burst, TTFS)☆12Feb 15, 2022Updated 4 years ago
- AVR CPU Core Implementation in Verilog HDL.☆15Oct 28, 2018Updated 8 years ago
- ☆31Aug 8, 2020Updated 6 years ago
- Code for the ISCAS23 paper "The Hardware Impact of Quantization and Pruning for Weights in Spiking Neural Networks"☆11Apr 20, 2023Updated 3 years ago
- ADC & LCD Interfacing using Verilog & VHDL☆12Feb 27, 2017Updated 9 years ago
- A place to store the code for FPGA tutorial projects I have written for the Parallella [http://parallellagram.org]☆11Oct 19, 2014Updated 12 years ago