freecores / pipelined_fft_64Links
Pipelined FFT/IFFT 64 points processor
☆11Updated 11 years ago
Alternatives and similar repositories for pipelined_fft_64
Users that are interested in pipelined_fft_64 are comparing it to the libraries listed below
Sorting:
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆15Updated last year
- NoC based MPSoC☆11Updated 11 years ago
- ☆30Updated last week
- Various low power labs using sky130☆13Updated 4 years ago
- APB Logic☆20Updated 3 weeks ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆24Updated this week
- ☆21Updated 5 years ago
- ☆19Updated 11 years ago
- Generic AXI master stub☆19Updated 11 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated last week
- The memory model was leveraged from micron.☆24Updated 7 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- General Purpose AXI Direct Memory Access☆60Updated last year
- ☆10Updated 3 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Updated 9 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- double_fpu_verilog☆18Updated 11 years ago
- Reed Solomon Decoder (204,188)☆12Updated 11 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆20Updated last week
- Design and UVM-TB of RISC -V Microprocessor☆28Updated last year
- DDR3 SDRAM controller☆18Updated 11 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆16Updated 2 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆48Updated last year
- Common SystemVerilog RTL modules for RgGen☆13Updated last month
- SoC Based on ARM Cortex-M3☆33Updated 5 months ago