Pipelined FFT/IFFT 64 points processor
☆11Jul 17, 2014Updated 12 years ago
Alternatives and similar repositories for pipelined_fft_64
Users that are interested in pipelined_fft_64 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Y80e - Z80/Z180 compatible processor extended by eZ80 instructions☆22Jul 17, 2014Updated 12 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- CORDIC VLSI-IP for deep learning activation functions☆15Jul 13, 2019Updated 7 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 12 years ago
- Spiking Neural Network Accelerator☆15May 18, 2022Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Pipeline FFT Implementation in Verilog HDL☆170Apr 14, 2019Updated 7 years ago
- Miscellaneous prototype hardware that wasn't major enough to warrant a dedicated repo☆17Aug 1, 2025Updated 11 months ago
- double_fpu_verilog☆21Jul 17, 2014Updated 12 years ago
- Bluespec H.264 Decoder☆12Jul 17, 2014Updated 12 years ago
- Zet - The x86 (IA-32) open implementation☆23Jul 17, 2014Updated 12 years ago
- Amber ARM-compatible core☆18Jul 17, 2014Updated 12 years ago
- A small Neural Network Processor for Edge devices.☆20Nov 22, 2022Updated 3 years ago
- PS2 interface☆18Dec 4, 2017Updated 8 years ago
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 12 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Hardware Division Units☆10Jul 17, 2014Updated 12 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆29Feb 11, 2024Updated 2 years ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- Who doesn’t dream of a new FPGA family that can provide embedded hard neurons in its silicon architecture fabric instead of the conventio…☆16Jul 4, 2018Updated 8 years ago
- Verilog module for calculation of FFT.☆195Aug 22, 2012Updated 13 years ago
- WISHBONE DMA/Bridge IP Core☆18Jul 17, 2014Updated 12 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 12 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆50Jul 4, 2019Updated 7 years ago
- This is a learning tool for junior/senior level electrical engineering students to get a better understanding of OFDM communication throu…☆18Feb 18, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Booth encoded Wallace tree multiplier☆17May 24, 2018Updated 8 years ago
- Open-source simulator for Surface Plasmon Resonance (SPR) applications implemented in C++ language.☆13Sep 3, 2019Updated 6 years ago
- AVR CPU Core Implementation in Verilog HDL.☆15Oct 28, 2018Updated 7 years ago
- SpaceWire☆14Jul 17, 2014Updated 12 years ago
- 64-bit MISC Architecture CPU☆13Dec 13, 2016Updated 9 years ago
- Hardware implementation of a Fixed Point Recursive Forward and Inverse FFT algorithm☆17Mar 3, 2018Updated 8 years ago
- PCI bridge☆20Jul 17, 2014Updated 12 years ago
- AES☆16Oct 4, 2022Updated 3 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆15Jul 31, 2024Updated last year
- PID controller☆25Jul 17, 2014Updated 12 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated last year
- Hardware and software implementation of Sparsely-active SNNs☆24Mar 6, 2026Updated 4 months ago
- Deep SNNs with various neural coding methods (rate, phase, burst, TTFS)☆12Feb 15, 2022Updated 4 years ago
- ☆22Jan 9, 2024Updated 2 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆23Jan 31, 2020Updated 6 years ago