Akhil-Yada / Adaptive-Filter
An adaptive filter was designed that can update its weights according to the application needed (lowpass, highpass or bandpass) using the Delayed Least Mean Squared Algorithm. Concepts of VLSI and Digital Design such as Carry Save Addition, Fixed Point Arithmetic, Offset Binary Coding, Distributed Arithmetic and Low power optimization techniques…
☆12Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for Adaptive-Filter
- FIR，FFT based on Verilog☆13Updated 6 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆16Updated 6 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Updated 9 years ago
- DSP WishBone Compatible Cores☆13Updated 10 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- ☆16Updated 5 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆10Updated last week
- minimal code to access ps DDR from PL☆19Updated 5 years ago
- UVM testbench for verifying the Pulpino SoC☆14Updated 4 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 3 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆17Updated 5 years ago
- DMA core compatible with AHB3-Lite☆10Updated 5 years ago
- Implementation of pipelined IIR bandstop filter in Verilog, C++ and MATLAB with fixed point arithmetic☆28Updated 7 years ago
- A Verilog AMBA AHB Multilayer interconnect generator☆12Updated 7 years ago
- Simple demo showing how to use the ping pong FIFO☆13Updated 8 years ago
- Xilinx IP repository☆13Updated 6 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆12Updated 9 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆12Updated 2 years ago
- ☆13Updated 5 years ago
- NoC based MPSoC☆10Updated 10 years ago
- ☆11Updated 8 months ago
- Verilog code for an efficient and scalable DFT calculator (using the FFT algorithm). Meant to be implemented on an Intel DE10-Lite FPGA d…☆14Updated 4 years ago
- Distributed arithmetic (DA) is another way of implementing a dot product where one of the arrays has constant elements. The DA can be eff…☆15Updated 3 years ago
- WISHBONE Interconnect☆10Updated 7 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year
- This script builds the UVM register model, based on pre-defined address map in markdown (mk) style☆12Updated 6 years ago
- The CORDIC algorithm implemented in Octave/MATLAB and Verilog☆28Updated 9 years ago
- LMS-Adaptive Filter implement using verilog and Matlab☆35Updated 8 years ago