adki / DeepLearningOnFpga-202006
Lecture Material on Deep Learning Inference using FPGA
☆12Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for DeepLearningOnFpga-202006
- Embedded hardware accelerator of multilayer perceptrons for lightweight machine learning☆17Updated 7 years ago
- CNN Accelerator in Frequency Domain☆10Updated 4 years ago
- Engineering Program on RTL Design for FPGA Accelerator☆26Updated 4 years ago
- Verilog Convolutional Neural Network on PYNQ☆27Updated 6 years ago
- Neural Engine, 16 input channels☆13Updated 2 years ago
- Reconfigurable Binary Engine☆15Updated 3 years ago
- Design for 4 x 4 Matrix Multiplication using Verilog☆26Updated 9 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- PYNQ demo as seen at FPL 2018☆20Updated 3 years ago
- ☆32Updated last year
- ☆12Updated last year
- ☆26Updated 6 years ago
- How to Accelerate an Image Upscaling CNN on FPGA Using HLS☆20Updated 3 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆98Updated 4 years ago
- OpenDLA for trying the demo and FPGA solution☆16Updated 2 years ago
- DLB (Deep Learning Blocks) as a part of DPU (Deep Learning Processing Unit) is a collection of synthesizable Verilog modules for deep lea…☆13Updated 2 years ago
- Microshift Compression: An Efficient Image Compression Algorithm for Hardware☆32Updated 3 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆13Updated 4 years ago
- PYNQ Composabe Overlays☆67Updated 5 months ago
- DMA controller for CNN accelerator☆12Updated 7 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆59Updated 3 years ago
- HOG + SVM on FPGA☆25Updated 3 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆19Updated last month
- Verilog Code for a JPEG Decoder☆31Updated 6 years ago
- ☆17Updated 3 years ago
- Archives of SystemC from The Ground Up Book Exercises☆28Updated 2 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12Updated 5 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆21Updated 2 years ago
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆25Updated 10 months ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆16Updated last year