adki / DeepLearningOnFpga-202006Links
Lecture Material on Deep Learning Inference using FPGA
☆12Updated 4 years ago
Alternatives and similar repositories for DeepLearningOnFpga-202006
Users that are interested in DeepLearningOnFpga-202006 are comparing it to the libraries listed below
Sorting:
- A collection of URLs related to High Level Synthesis (HLS).☆12Updated 3 years ago
- DLB (Deep Learning Blocks) as a part of DPU (Deep Learning Processing Unit) is a collection of synthesizable Verilog modules for deep lea…☆15Updated 4 months ago
- Engineering Program on RTL Design for FPGA Accelerator☆29Updated 4 years ago
- Neural Engine, 16 input channels☆13Updated 2 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- ☆33Updated 2 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆10Updated last year
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- Floating point Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source lang. - VHDL).☆59Updated 2 years ago
- [Course] Hands-On ZYNQ: Mastering AXI4 Bus Protocol☆16Updated 5 years ago
- This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.☆18Updated 2 years ago
- Embedded hardware accelerator of multilayer perceptrons for lightweight machine learning☆17Updated 8 years ago
- Register-based and RAM-based FIFOs designed in Verilog/System Verilog.☆18Updated 9 months ago
- Verilog Convolutional Neural Network on PYNQ☆28Updated 7 years ago
- ☆29Updated 7 years ago
- ☆45Updated 4 years ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 8 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆25Updated this week
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- ☆27Updated 2 years ago
- DMA controller for CNN accelerator☆13Updated 8 years ago
- Hamming ECC Encoder and Decoder to protect memories☆33Updated 4 months ago
- Learn about image processing with an FPGA. Video lectures explain algorithm and implementation of lane detection for automotive driving. …☆35Updated last year
- HOG + SVM on FPGA☆26Updated 4 years ago
- Reconfigurable Binary Engine☆16Updated 4 years ago
- This is the repository for a verilog implementation of a lzrw1 compression core☆18Updated 7 years ago
- DSP WishBone Compatible Cores☆13Updated 10 years ago
- Tutorials on HLS Design☆51Updated 5 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆14Updated 4 years ago
- Ultra96 PYNQ入门之一次简单的总结☆13Updated 5 years ago