adki / DeepLearningOnFpga-202006
Lecture Material on Deep Learning Inference using FPGA
☆12Updated 4 years ago
Alternatives and similar repositories for DeepLearningOnFpga-202006
Users that are interested in DeepLearningOnFpga-202006 are comparing it to the libraries listed below
Sorting:
- DLB (Deep Learning Blocks) as a part of DPU (Deep Learning Processing Unit) is a collection of synthesizable Verilog modules for deep lea…☆15Updated 3 months ago
- A collection of URLs related to High Level Synthesis (HLS).☆12Updated 3 years ago
- This store contains Configurable Example Designs.☆45Updated this week
- Neural Engine, 16 input channels☆13Updated 2 years ago
- HOG + SVM on FPGA☆26Updated 4 years ago
- Engineering Program on RTL Design for FPGA Accelerator☆29Updated 4 years ago
- Reconfigurable Binary Engine☆16Updated 4 years ago
- This is the repository for a verilog implementation of a lzrw1 compression core☆18Updated 7 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆18Updated 2 years ago
- ☆45Updated 4 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆24Updated this week
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- ☆33Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- CNN accelerator☆27Updated 7 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- DSP WishBone Compatible Cores☆13Updated 10 years ago
- Open-Source HLS Examples for Microchip FPGAs☆44Updated this week
- Register-based and RAM-based FIFOs designed in Verilog/System Verilog.☆17Updated 9 months ago
- Hamming ECC Encoder and Decoder to protect memories☆32Updated 3 months ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 8 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆34Updated 4 years ago
- Verilog Convolutional Neural Network on PYNQ☆28Updated 7 years ago
- A Convolutional Neural Network (CNN) hardware accelerator for image recognition☆13Updated 5 years ago
- Cortex-M0 DesignStart Wrapper☆18Updated 5 years ago
- ☆24Updated 11 years ago
- RISC-V ISA based 32-bit processor written in HLS☆17Updated 5 years ago
- This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.☆18Updated 2 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- Repository used to support automated builds under PetaLinux tools that use Yocto.☆59Updated last month