nanamake / r22sdf
Pipeline FFT Implementation in Verilog HDL
☆86Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for r22sdf
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆54Updated 3 months ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆44Updated last year
- FFT implement by verilog_测试验证已通过☆52Updated 8 years ago
- SPI interface connect to APB BUS with Verilog HDL☆25Updated 3 years ago
- AXI总线连接器☆91Updated 4 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆111Updated 3 years ago
- AXI DMA 32 / 64 bits☆100Updated 10 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆40Updated 5 years ago
- ARM中通过APB总线连接的UART模块☆59Updated 4 years ago
- Step by step tutorial for building CortexM0 SoC☆35Updated 2 years ago
- RTL Verilog library for various DSP modules☆83Updated 2 years ago
- 基于FPGA的三速以太网UDP协议栈设计☆18Updated 7 months ago
- APB to I2C☆40Updated 10 years ago
- AHB DMA 32 / 64 bits☆50Updated 10 years ago
- ☆34Updated 9 years ago
- A verilog FPGA Interface for AXI4_Lite from Slave side☆10Updated 4 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆171Updated last year
- Interface Protocol in Verilog☆47Updated 5 years ago
- AXI Interconnect☆46Updated 3 years ago
- Verilog digital signal processing components☆107Updated 2 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆49Updated 2 years ago
- 数字IC秋招项目、手撕代码☆33Updated 7 months ago
- ☆52Updated 8 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆127Updated 5 months ago
- 视频旋转(2019FPGA大赛)☆29Updated 4 years ago
- An AXI4 crossbar implementation in SystemVerilog☆123Updated last week
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆71Updated 5 years ago
- Reed Solomon Encoder and Decoder Digital IP☆16Updated 4 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆138Updated last year
- FFT implementation using CORDIC algorithm written in Verilog.☆29Updated 6 years ago