nanamake / r22sdfLinks
Pipeline FFT Implementation in Verilog HDL
☆117Updated 6 years ago
Alternatives and similar repositories for r22sdf
Users that are interested in r22sdf are comparing it to the libraries listed below
Sorting:
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆54Updated last year
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆64Updated 9 months ago
- AXI总线连接器☆97Updated 5 years ago
- FFT implement by verilog_测试验证已通过☆57Updated 8 years ago
- AXI DMA 32 / 64 bits☆114Updated 10 years ago
- SPI interface connect to APB BUS with Verilog HDL☆32Updated 3 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆126Updated 4 years ago
- ☆64Updated 9 years ago
- 数字IC秋招项目、手撕代码☆35Updated last year
- ARM中通过APB总线连接的UART模块☆67Updated 5 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆36Updated 3 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆85Updated 6 years ago
- ☆36Updated 9 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆60Updated 2 years ago
- Radix-4 1024 point fft in verilog☆10Updated 5 years ago
- AHB DMA 32 / 64 bits☆55Updated 10 years ago
- IC Verification & SV Demo☆54Updated 3 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- SDRAM controller with AXI4 interface☆94Updated 5 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆42Updated last year
- Verilog SPI master and slave☆54Updated 9 years ago
- 3 layern artificial ANN to recognize handwritten digits and implement in FPGA☆8Updated 4 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆147Updated 3 months ago
- Use Verilog to complete the design of various digital circuits, including common interfaces, such as UART, Bluetooth, IIC, AMBA, etc. It …☆27Updated 4 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆152Updated 11 months ago
- APB to I2C☆41Updated 10 years ago