nanamake / r22sdfLinks
Pipeline FFT Implementation in Verilog HDL
☆132Updated 6 years ago
Alternatives and similar repositories for r22sdf
Users that are interested in r22sdf are comparing it to the libraries listed below
Sorting:
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆67Updated last year
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆57Updated 2 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆379Updated last week
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆130Updated 4 years ago
- Verilog UART☆181Updated 12 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- AXI总线连接器☆104Updated 5 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆157Updated 6 months ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆90Updated 6 years ago
- SPI Slave for FPGA in Verilog and VHDL☆212Updated last year
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆208Updated 2 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆222Updated 2 years ago
- Verilog digital signal processing components☆156Updated 2 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆65Updated 2 years ago
- ☆69Updated 9 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆160Updated last year
- Verilog module for calculation of FFT.☆183Updated 13 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆39Updated 3 years ago
- PCIE 5.0 Graduation project (Verification Team)☆80Updated last year
- AMBA bus generator including AXI, AHB, and APB☆106Updated 4 years ago
- SPI Master for FPGA - VHDL and Verilog☆299Updated 2 years ago
- SPI interface connect to APB BUS with Verilog HDL☆37Updated 4 years ago
- Verilog based BCH encoder/decoder☆124Updated 3 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆48Updated 6 years ago
- An AXI4 crossbar implementation in SystemVerilog☆175Updated 3 weeks ago
- Fixed Point Math Library for Verilog☆143Updated 11 years ago