Verilog code for a circuit implementation of Radix-2 FFT
☆27Dec 5, 2021Updated 4 years ago
Alternatives and similar repositories for Radix-2-FFT
Users that are interested in Radix-2-FFT are comparing it to the libraries listed below
Sorting:
- Verilog module for calculation of FFT.☆192Aug 22, 2012Updated 13 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆73Aug 17, 2024Updated last year
- Radix-4 1024 point fft in verilog☆13Apr 29, 2020Updated 5 years ago
- FFT implement by verilog_测试验证已通过☆61Sep 14, 2016Updated 9 years ago
- ☆20Feb 9, 2020Updated 6 years ago
- A configurable C++ generator of pipelined Verilog FFT cores☆255Apr 18, 2024Updated last year
- The Verilog source code for DRUM approximate multiplier.☆32May 4, 2023Updated 2 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆36Sep 6, 2018Updated 7 years ago
- Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.☆34May 20, 2020Updated 5 years ago
- Delta-sigma audio DAC (16b, 48kHz), intended for tape-out on MPW-5, SKY130 technology.☆35Mar 13, 2022Updated 3 years ago
- 8b/10b is a line code that maps 8-bit words to 10-bit symbols to achieve DC-balance and bounded disparity, which is used for telecommunic …☆12Jun 8, 2021Updated 4 years ago
- CySat-1 Software and Applications for Onboard Firmware and Ground Station☆12May 25, 2024Updated last year
- A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines☆11Nov 28, 2019Updated 6 years ago
- Convert AEDAT4 files from DV into AEDAT-2.0 files for jAER☆10Feb 23, 2024Updated 2 years ago
- ☆13Sep 29, 2024Updated last year
- Verilog Implementation of the Number Theoretic Transform (NTT) and its inverse operation (INTT) utilizing modulo arithmetic for lattice-b…☆18Nov 18, 2025Updated 3 months ago
- 1U CubeSat engineering model solar panels hardware project.☆12Dec 19, 2020Updated 5 years ago
- We open-source our layout level fast EM simulation tool, EMSim, to the public.☆14Feb 8, 2024Updated 2 years ago
- GNU toolchain for PULP and RISC-V☆13Mar 15, 2025Updated 11 months ago
- Developed an algorithm for Attitude Determination and control of a 1DOF 1U Cubesat.☆13Jul 25, 2021Updated 4 years ago
- The ALL Arduino Nano 33 BLE Sense Classifier is an experiment to explore how low powered microcontrollers, specifically the Arduino Nano …☆10Jul 21, 2021Updated 4 years ago
- Some simple attempts at building GeNN models☆10Oct 10, 2025Updated 4 months ago
- Benchmarking execution time of AlexNet CNN on FPGA and GPU. Developed AlexNet in opencl.☆11Oct 9, 2019Updated 6 years ago
- Templates and example projects, libraries, and documentation to start programming with the ISPU, an ultralow-power programmable core embe…☆11Nov 18, 2025Updated 3 months ago
- FFT algorithm coded in Verilog. Designed to run on a Xillinx Spartan 6 FPGA board.☆15Jul 19, 2012Updated 13 years ago
- Alaska Research CubeSat Attitude Control and Determination System flight code☆10Jan 6, 2017Updated 9 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆48Dec 3, 2023Updated 2 years ago
- Open Flashloader for DLink and OpenOCD☆14May 13, 2025Updated 9 months ago
- Neural Engine, 16 input channels☆16Oct 31, 2022Updated 3 years ago
- Programmatically control ROS Bag files.☆13Sep 5, 2017Updated 8 years ago
- Extended and external tests for Verilator testing☆17Feb 26, 2026Updated last week
- Clash 和 sing-box 教程合集——安装、配置、自定义规则、DNS 分流☆11Nov 24, 2025Updated 3 months ago
- Little RISC-V 3-stage Pipeline CPU☆16Jun 14, 2021Updated 4 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆61Jul 21, 2023Updated 2 years ago
- 16-Point FFT is developed in order to accurately model that of the MATLAB function. . The module successfully tested using verilog testbe…☆18May 27, 2016Updated 9 years ago
- ☆13Jan 3, 2026Updated 2 months ago
- Digital Design Lab Spring 2019 Final Project☆13Jun 17, 2019Updated 6 years ago
- RiscSoC 是 一个芯片集成项目，包含了 Cortex-M0、Cortex-M3、MIPS、RISC-V、4-BIT 等内核的 SoC 集成，部分 SoC 使用的自己设计的内核☆12Apr 26, 2022Updated 3 years ago
- Automatic Test Pattern Generation using PODEM algorithm☆15May 12, 2014Updated 11 years ago