Verilog code for a circuit implementation of Radix-2 FFT
☆27Dec 5, 2021Updated 4 years ago
Alternatives and similar repositories for Radix-2-FFT
Users that are interested in Radix-2-FFT are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog module for calculation of FFT.☆192Aug 22, 2012Updated 13 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆75Mar 16, 2026Updated 2 weeks ago
- Radix-4 1024 point fft in verilog☆12Apr 29, 2020Updated 5 years ago
- FFT implement by verilog_测试验证已通过☆61Sep 14, 2016Updated 9 years ago
- Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.☆35May 20, 2020Updated 5 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- A configurable C++ generator of pipelined Verilog FFT cores☆256Apr 18, 2024Updated last year
- R2FFT is a fully synthesizable verilog module for doing the FFT on an FPGA or ASIC.☆22Apr 30, 2019Updated 6 years ago
- The Verilog source code for DRUM approximate multiplier.☆32May 4, 2023Updated 2 years ago
- CySat-1 Software and Applications for Onboard Firmware and Ground Station☆12May 25, 2024Updated last year
- ☆20Feb 9, 2020Updated 6 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆36Sep 6, 2018Updated 7 years ago
- Haar wavelet based Discrete wavelet transform for ECG feature extraction in Verilog☆20Jul 21, 2015Updated 10 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 6 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Templates and example projects, libraries, and documentation to start programming with the ISPU, an ultralow-power programmable core embe…☆11Nov 18, 2025Updated 4 months ago
- FFT algorithm coded in Verilog. Designed to run on a Xillinx Spartan 6 FPGA board.☆15Jul 19, 2012Updated 13 years ago
- Hardware designs for Dragonflyte flight computer☆20Feb 5, 2019Updated 7 years ago
- A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines☆11Nov 28, 2019Updated 6 years ago
- ☆10Dec 19, 2019Updated 6 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆48Dec 3, 2023Updated 2 years ago
- We open-source our layout level fast EM simulation tool, EMSim, to the public.☆14Feb 8, 2024Updated 2 years ago
- Delta-sigma audio DAC (16b, 48kHz), intended for tape-out on MPW-5, SKY130 technology.☆35Mar 13, 2022Updated 4 years ago
- ABACUS is a tool for approximate logic synthesis☆14Jul 13, 2020Updated 5 years ago
- NordVPN Threat Protection Pro™ • AdTake your cybersecurity to the next level. Block phishing, malware, trackers, and ads. Lightweight app that works with all browsers.
- RiscSoC 是一个芯片集成项目，包含了 Cortex-M0、Cortex-M3、MIPS、RISC-V、4-BIT 等内核的 SoC 集成，部分 SoC 使用的自己设计的内核☆12Apr 26, 2022Updated 3 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆60Jul 21, 2023Updated 2 years ago
- 基于FPGA的FFT☆19Feb 18, 2019Updated 7 years ago
- 8b/10b is a line code that maps 8-bit words to 10-bit symbols to achieve DC-balance and bounded disparity, which is used for telecommunic…☆12Jun 8, 2021Updated 4 years ago
- AxLS: An Open-Source Framework for Netlist Transformation Approximate Logic Synthesis☆13Sep 14, 2025Updated 6 months ago
- ☆13Jan 20, 2018Updated 8 years ago
- 1U CubeSat engineering model solar panels hardware project.☆12Dec 19, 2020Updated 5 years ago
- Automatic Test Pattern Generation using PODEM algorithm☆15May 12, 2014Updated 11 years ago
- ☆13Sep 29, 2024Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆12Mar 7, 2024Updated 2 years ago
- Combinational ATPG generator based on D-Algorithm☆16Nov 25, 2020Updated 5 years ago
- 1000BASE-X IEEE 802.3-2008 Clause 36 - Physical Coding Sublayer (PCS)☆24Jul 17, 2014Updated 11 years ago
- Programmatically control ROS Bag files.☆13Sep 5, 2017Updated 8 years ago
- Create Custom GYM Environment for SUMO and reinforcement learning agant☆15May 5, 2023Updated 2 years ago
- Little RISC-V 3-stage Pipeline CPU☆16Jun 14, 2021Updated 4 years ago
- RDF -to- text generator, using GANs and reinforcement learning. For Google summer of code 2020.☆14Mar 25, 2023Updated 3 years ago