jasonlin316 / A-Single-Path-Delay-32-Point-FFT-ProcessorLinks
A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-frequency) algorithm. The average SNR = 58.76.
☆49Updated 6 years ago
Alternatives and similar repositories for A-Single-Path-Delay-32-Point-FFT-Processor
Users that are interested in A-Single-Path-Delay-32-Point-FFT-Processor are comparing it to the libraries listed below
Sorting:
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆66Updated last year
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆46Updated last year
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- FFT implement by verilog_测试验证已通过☆58Updated 8 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆58Updated 3 years ago
- Pipeline FFT Implementation in Verilog HDL☆129Updated 6 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆33Updated 6 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- SDRAM controller with AXI4 interface☆96Updated 6 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- round robin arbiter☆75Updated 11 years ago
- AXI Interconnect☆52Updated 4 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆90Updated 6 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆56Updated 2 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- PCIE 5.0 Graduation project (Verification Team)☆79Updated last year
- APB to I2C☆44Updated 11 years ago
- SPI interface connect to APB BUS with Verilog HDL☆36Updated 4 years ago
- AXI总线连接器☆103Updated 5 years ago
- Modified the conventional JPEG compression algorithm with Lloyd-Max Quantizer. Implemented in MATLAB and tested on Xilinx Artix-7 FPGA.☆16Updated 4 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- ☆60Updated 2 years ago
- Use Verilog to complete the design of various digital circuits, including common interfaces, such as UART, Bluetooth, IIC, AMBA, etc. It …☆29Updated 4 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Updated 4 years ago
- DDR2 memory controller written in Verilog☆77Updated 13 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆77Updated 2 years ago
- ARM中通过APB总线连接的UART模块☆67Updated 5 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆39Updated 3 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆64Updated 2 years ago