jasonlin316 / A-Single-Path-Delay-32-Point-FFT-ProcessorLinks
A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-frequency) algorithm. The average SNR = 58.76.
☆48Updated 6 years ago
Alternatives and similar repositories for A-Single-Path-Delay-32-Point-FFT-Processor
Users that are interested in A-Single-Path-Delay-32-Point-FFT-Processor are comparing it to the libraries listed below
Sorting:
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆68Updated last year
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆48Updated last year
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- PCIE 5.0 Graduation project (Verification Team)☆80Updated last year
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- Implementation of the PCIe physical layer☆50Updated 3 months ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆32Updated 5 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆30Updated 5 years ago
- ☆38Updated 10 years ago
- AXI Interconnect☆53Updated 4 years ago
- AXI4 BFM in Verilog☆34Updated 8 years ago
- Pipeline FFT Implementation in Verilog HDL☆137Updated 6 years ago
- ☆64Updated 3 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆66Updated last year
- APB to I2C☆43Updated 11 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆41Updated 3 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆52Updated 8 years ago
- An implementation of the CORDIC algorithm in Verilog.☆102Updated 6 years ago
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆22Updated 3 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆67Updated 3 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆24Updated last year
- round robin arbiter☆75Updated 11 years ago
- Asynchronous fifo in verilog☆35Updated 9 years ago