jasonlin316 / A-Single-Path-Delay-32-Point-FFT-ProcessorLinks
A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-frequency) algorithm. The average SNR = 58.76.
☆49Updated 5 years ago
Alternatives and similar repositories for A-Single-Path-Delay-32-Point-FFT-Processor
Users that are interested in A-Single-Path-Delay-32-Point-FFT-Processor are comparing it to the libraries listed below
Sorting:
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆65Updated 10 months ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆44Updated last year
- AHB DMA 32 / 64 bits☆56Updated 10 years ago
- Pipeline FFT Implementation in Verilog HDL☆120Updated 6 years ago
- FFT implement by verilog_测试验证已通过☆58Updated 8 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆33Updated 6 years ago
- SPI interface connect to APB BUS with Verilog HDL☆31Updated 3 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆54Updated last year
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆36Updated 4 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- AXI Interconnect☆49Updated 3 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆26Updated 4 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆55Updated 3 years ago
- ☆36Updated 9 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- Asynchronous fifo in verilog☆35Updated 9 years ago
- FFT generator using Chisel☆60Updated 3 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆60Updated last year
- AXI DMA 32 / 64 bits☆113Updated 10 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆56Updated last year
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆21Updated 3 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Updated 6 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- Use Verilog to complete the design of various digital circuits, including common interfaces, such as UART, Bluetooth, IIC, AMBA, etc. It …☆27Updated 4 years ago
- APB to I2C☆41Updated 10 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- ☆20Updated 2 years ago