jasonlin316 / A-Single-Path-Delay-32-Point-FFT-ProcessorLinks
A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-frequency) algorithm. The average SNR = 58.76.
☆49Updated 6 years ago
Alternatives and similar repositories for A-Single-Path-Delay-32-Point-FFT-Processor
Users that are interested in A-Single-Path-Delay-32-Point-FFT-Processor are comparing it to the libraries listed below
Sorting:
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆69Updated last year
- FFT implement by verilog_测试验证已通过☆58Updated 9 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆133Updated 4 years ago
- AXI DMA 32 / 64 bits☆122Updated 11 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆48Updated 2 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- Pipeline FFT Implementation in Verilog HDL☆149Updated 6 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆70Updated 3 years ago
- RTL Verilog library for various DSP modules☆93Updated 3 years ago
- PCIE 5.0 Graduation project (Verification Team)☆88Updated last year
- ARM中通过APB总线连接的UART模块☆69Updated 5 years ago
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆22Updated 3 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆97Updated 6 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆56Updated 2 years ago
- AXI总线连接器☆105Updated 5 years ago
- ☆16Updated last year
- Use Verilog to complete the design of various digital circuits, including common interfaces, such as UART, Bluetooth, IIC, AMBA, etc. It …☆29Updated 5 years ago
- AXI Interconnect☆54Updated 4 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆29Updated 5 years ago
- Implementation of the PCIe physical layer☆59Updated 4 months ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆28Updated 6 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆33Updated 7 years ago
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- ☆72Updated 9 years ago
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆124Updated 3 years ago
- ☆52Updated 4 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Updated 4 years ago
- AXI4 and AXI4-Lite interface definitions☆97Updated 5 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆32Updated 5 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆113Updated 8 years ago