jasonlin316 / A-Single-Path-Delay-32-Point-FFT-Processor
A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-frequency) algorithm. The average SNR = 58.76.
☆47Updated 5 years ago
Alternatives and similar repositories for A-Single-Path-Delay-32-Point-FFT-Processor:
Users that are interested in A-Single-Path-Delay-32-Point-FFT-Processor are comparing it to the libraries listed below
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆61Updated 8 months ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆35Updated 3 years ago
- RTL Verilog library for various DSP modules☆86Updated 3 years ago
- Pipeline FFT Implementation in Verilog HDL☆103Updated 6 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆31Updated 6 years ago
- FFT implement by verilog_测试验证已通过☆54Updated 8 years ago
- Asynchronous fifo in verilog☆33Updated 9 years ago
- round robin arbiter☆72Updated 10 years ago
- Reed Solomon Encoder and Decoder Digital IP☆19Updated 4 years ago
- AHB DMA 32 / 64 bits☆54Updated 10 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆40Updated last year
- Interface Protocol in Verilog☆49Updated 5 years ago
- ☆16Updated last week
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆55Updated 2 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆26Updated 4 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆16Updated last year
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆83Updated 5 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆21Updated 6 years ago
- A 32 point radix-2 FFT module written in Verilog☆23Updated 4 years ago
- Generic FIFO implementation with optional FWFT☆56Updated 4 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆51Updated last year
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆58Updated last year
- Tests for the design flow with Synopsys tools for the implementation of a RISC-V processor.☆19Updated 7 months ago
- R22SDF FFT VLSI/FPGA investigate and implementation☆15Updated 2 years ago
- Use Verilog to complete the design of various digital circuits, including common interfaces, such as UART, Bluetooth, IIC, AMBA, etc. It …☆27Updated 4 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆53Updated last year
- An implementation of the CORDIC algorithm in Verilog.☆93Updated 6 years ago
- AXI Interconnect☆47Updated 3 years ago
- Must-have verilog systemverilog modules☆33Updated 2 years ago