Alternatives and similar repositories for WM8731-Audio-CODEC

Users that are interested in WM8731-Audio-CODEC are comparing it to the libraries listed below

• nour176yj / FIR-LPF-Digital-Design-
  A 66-order (67 taps) hamming FIR LPF Filter is to be designed with a cutoff frequency of 200 KHZ for a sampling frequency of 1 MHZ
  ☆14Updated 2 years ago
• MostafaOkasha / ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL
  Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…
  ☆10Updated 6 years ago
• vipinkmenon / ZynqOLED
  Source code for Zynq OLED controller
  ☆15Updated 4 years ago
• suisuisi / AXI4-Stream-FIR-filter
  AXI4-Stream FIR filter IP
  ☆18Updated 2 years ago
• chenshuo / veriloglabs
  Undergraduate digital circuit laboratory
  ☆27Updated last year
• Reenforcements / VerilogDE2115AudioFilters
  Student project for using audio on the DE2-115 FPGA development board.
  ☆27Updated 7 years ago
• Digilent / Zedboard-DMA
  ☆13Updated 5 years ago
• sujan2599 / LMS-Adaptive-FIR-Filter
  design of LMS adaptive 4-tap FIR filter using Distributed Arithmetic architecture in verilog
  ☆10Updated 2 years ago
• maxs-well / FIR_Implementation
  FIR filter implementation
  ☆27Updated 5 years ago
• Verdvana / OV5640_SDRAM
  OV5640摄像头驱动及TFT屏幕显示
  ☆15Updated 6 years ago
• Angela-WangBo / Shenjing-RTL
  This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator
  ☆17Updated 5 years ago
• BIGWJZ / VLSI-DSP-Review
  ☆72Updated 5 years ago
• abdelazeem201 / ASIC-implementation-of-AES
  Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…
  ☆22Updated 4 years ago
• CodeNameGrapefruit / SoC_CNN
  Convolutional Neural Network Implemented in Verilog for System on Chip
  ☆27Updated 6 years ago
• Vidhi24-hub / 100daysofrtl
  ☆16Updated last year
• Giftwen / DC_script
  syn script for DC Compiler
  ☆13Updated 3 years ago
• sure-trust / VLSI-Project-AXI-to-APB-Bridge
  ☆21Updated last year
• lijiaxun-sgms / w25q128jvxim_v_sim
  Verilog Model for W25Q128JVxIM Serial Flash Memory
  ☆15Updated 5 years ago
• VincentWang1998 / ai_on_chip_project1
  tpu-systolic-array-weight-stationary
  ☆24Updated 4 years ago
• 8krisv / CNN-ACCELERATOR
  Hardware accelerator for convolutional neural networks
  ☆52Updated 3 years ago
• VenciFreeman / FFT_ChipDesign
  A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.
  ☆66Updated last year
• basemhesham / Design-and-ASIC-Implementation-of-UART
  This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…
  ☆20Updated last year
• freecores / dma_ahb
  AHB DMA 32 / 64 bits
  ☆56Updated 11 years ago
• vipinkmenon / SpatialFilter
  ☆58Updated last year
• zhangzek / 3x3_matrix_Systolic_Array_multiplier
  3×3脉动阵列乘法器
  ☆46Updated 5 years ago
• jasonlin316 / A-Single-Path-Delay-32-Point-FFT-Processor
  A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…
  ☆49Updated 6 years ago
• eda-lab / CNNAF-CNN-Accelerator
  CNN-Accelerator based on FPGA developed by verilog HDL.
  ☆10Updated 3 years ago
• sheldonucr / ee260_lab
  EE 260 Winter 2017: Advanced VLSI Design
  ☆66Updated 8 years ago
• NAvi349 / riscv-proc
  32-bit 5-Stage Pipelined RISC V RV32I Core
  ☆52Updated last year
• Juanx65 / RISC-V
  Tests for the design flow with Synopsys tools for the implementation of a RISC-V processor.
  ☆23Updated 11 months ago