WM8731 Audio CODEC using Verilog (DE2-115)
☆11Jul 28, 2019Updated 7 years ago
Alternatives and similar repositories for WM8731-Audio-CODEC
Users that are interested in WM8731-Audio-CODEC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 基于stm32F769_emwin的数字可编程直流稳压电源☆13Oct 25, 2021Updated 4 years ago
- Student project for using audio on the DE2-115 FPGA development board.☆28Apr 28, 2018Updated 8 years ago
- University-provided resources for ELEC5566M: FPGA Design☆17Jan 2, 2025Updated last year
- A Unreal Engine plugin to create AVG Games☆14Nov 28, 2021Updated 4 years ago
- This project aims to implement a full SDRAM controller for Altera DE2-115 FPGA☆14Nov 24, 2014Updated 11 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Radix-4 1024 point fft in verilog☆12Apr 29, 2020Updated 6 years ago
- Verilog implementation of a 4-way Set associative cache with a write buffer (write) policy and FIFO replacement policy☆42Oct 23, 2016Updated 9 years ago
- DE1SoC VGA and Audio☆10Jan 11, 2017Updated 9 years ago
- MLFlow End to End Workshop at Chandigarh University☆11Feb 3, 2023Updated 3 years ago
- [WIP] ConfigX - Settings Management☆13Mar 6, 2024Updated 2 years ago
- A 32 point radix-2 FFT module written in Verilog☆25Jun 28, 2020Updated 6 years ago
- Design consists of a 32-bit MIPS superscalar pipeline processor in functional Verilog. Runs a cache based memory system, a branch predict…☆15Oct 9, 2017Updated 8 years ago
- Personal mirror for adv_debug_sys☆11Aug 23, 2011Updated 14 years ago
- Code for the paper 'An Information Theoretic Approach to Machine Unlearning'☆24Mar 20, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Structure-Aware C to Rust Translator☆23Dec 29, 2025Updated 7 months ago
- Primary Git Repository for the Zephyr Project. Zephyr is a new generation, scalable, optimized, secure RTOS for multiple hardware archite…☆15Updated this week
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- APUE(Advanced Programming in the UNIX)《UNIX环境高级编程（第3版）》学习笔记☆23Aug 8, 2018Updated 7 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆21Dec 8, 2012Updated 13 years ago
- APB Timer Unit☆14Oct 30, 2025Updated 8 months ago
- ☆15May 24, 2025Updated last year
- ☆16Dec 28, 2024Updated last year
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (build-environment repo).☆11Jan 13, 2021Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 4 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆15Dec 23, 2022Updated 3 years ago
- RSSI Localization using a MATLAB server to calculate path loss model from RSSI data and plot real time position of User☆24Sep 14, 2014Updated 11 years ago
- ☆15May 8, 2018Updated 8 years ago
- ☆17Jul 15, 2024Updated 2 years ago
- ☆18Dec 13, 2022Updated 3 years ago
- ☆13Sep 17, 2023Updated 2 years ago
- Spectrum analyzer system using a 512-point FFT, in a Cyclone IV FPGA. Reads i2s audio from the codec and then does all FFT/VGA functions.…☆32Feb 9, 2018Updated 8 years ago
- fpga verilog risc-v rv32i cpu☆15Apr 18, 2023Updated 3 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- To design test bench of the APB protocol☆21Dec 30, 2020Updated 5 years ago
- Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.☆35May 20, 2020Updated 6 years ago
- Educational course teaching fixed-point arithmetic from first principles. Strict C99, no dependencies, MIT licensed.☆20Jan 22, 2026Updated 6 months ago
- Universal Advanced JTAG Debug Interface☆17May 10, 2024Updated 2 years ago
- Difference of Convolution for Deep Compressive Sensing, IEEE International Conference on Image Processing (ICIP), 2019 - Training code in…☆10Mar 5, 2021Updated 5 years ago
- ☆10Apr 23, 2026Updated 3 months ago
- My personal webset: cen-jun.com☆28Jun 6, 2026Updated last month