AhmadGon / WM8731-Audio-CODECLinks
WM8731 Audio CODEC using Verilog (DE2-115)
☆10Updated 6 years ago
Alternatives and similar repositories for WM8731-Audio-CODEC
Users that are interested in WM8731-Audio-CODEC are comparing it to the libraries listed below
Sorting:
- A 66-order (67 taps) hamming FIR LPF Filter is to be designed with a cutoff frequency of 200 KHZ for a sampling frequency of 1 MHZ☆14Updated 2 years ago
- Source code for Zynq OLED controller☆15Updated 5 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Updated 6 years ago
- OV5640摄像头驱动及TFT屏幕显示☆16Updated 6 years ago
- Student project for using audio on the DE2-115 FPGA development board.☆27Updated 7 years ago
- design of LMS adaptive 4-tap FIR filter using Distributed Arithmetic architecture in verilog☆10Updated 3 years ago
- Undergraduate digital circuit laboratory☆28Updated last year
- AXI4-Stream FIR filter IP☆18Updated 3 years ago
- ☆13Updated 6 years ago
- Some design examples of Verilog about digital circuits☆26Updated 5 years ago
- FIR filter implementation☆29Updated 5 years ago
- ☆63Updated last year
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- syn script for DC Compiler☆14Updated 3 years ago
- HSPICE and MATLAB simulation files of a tracking SAR ADC☆26Updated last year
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆49Updated 6 years ago
- Successive Approximation Register (SAR) ADC Digital Calibration (in Matlab)☆67Updated 7 years ago
- Pipelined implementation of Sobel Edge Detection on OV7670 camera and on still images☆67Updated 4 years ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆24Updated last year
- ☆22Updated 2 years ago
- ☆19Updated 8 months ago
- ☆76Updated 5 years ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆186Updated last year
- A FIFO or Queue is an array of memory commonly used in hardware to transfer transfer data between two circuits with different clocks. The…☆16Updated 8 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆162Updated 5 years ago
- Bitmap Processing Library & AXI-Stream Video Image VIP☆34Updated 3 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆69Updated last year
- An accurate Electro Cardio Graph system, with peak detection and counting mechanism programmed in Verilog.☆14Updated 6 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆64Updated last year
- Verilog Model for W25Q128JVxIM Serial Flash Memory☆15Updated 5 years ago