AhmadGon / WM8731-Audio-CODECLinks
WM8731 Audio CODEC using Verilog (DE2-115)
☆10Updated 6 years ago
Alternatives and similar repositories for WM8731-Audio-CODEC
Users that are interested in WM8731-Audio-CODEC are comparing it to the libraries listed below
Sorting:
- Source code for Zynq OLED controller☆15Updated 5 years ago
- A 66-order (67 taps) hamming FIR LPF Filter is to be designed with a cutoff frequency of 200 KHZ for a sampling frequency of 1 MHZ☆14Updated 2 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Updated 6 years ago
- design of LMS adaptive 4-tap FIR filter using Distributed Arithmetic architecture in verilog☆10Updated 3 years ago
- Student project for using audio on the DE2-115 FPGA development board.☆27Updated 7 years ago
- OV5640摄像头驱动及TFT屏幕显示☆15Updated 6 years ago
- Undergraduate digital circuit laboratory☆28Updated last year
- ☆13Updated 6 years ago
- AXI4-Stream FIR filter IP☆19Updated 3 years ago
- FIR filter implementation☆29Updated 5 years ago
- syn script for DC Compiler☆14Updated 3 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- ☆76Updated 5 years ago
- ☆60Updated last year
- Verilog Model for W25Q128JVxIM Serial Flash Memory☆15Updated 5 years ago
- A collection of possible interview questions for ASIC PD position☆23Updated 5 years ago
- A 2D convolution hardware implementation written in Verilog☆50Updated 4 years ago
- Use Verilog to complete the design of various digital circuits, including common interfaces, such as UART, Bluetooth, IIC, AMBA, etc. It …☆29Updated 4 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆61Updated last year
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆68Updated last year
- ☆30Updated 5 years ago
- Bitmap Processing Library & AXI-Stream Video Image VIP☆34Updated 3 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆48Updated 6 years ago
- Senior Design Project at UW-Madison ECE☆18Updated 2 years ago
- a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.☆11Updated 5 years ago
- IC Verification & SV Demo☆54Updated 4 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆162Updated 4 years ago
- Hardware accelerator for convolutional neural networks☆59Updated 3 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆30Updated 5 years ago
- 3×3脉动阵列乘法器☆48Updated 6 years ago