VenciFreeman / FFT_ChipDesignLinks
A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.
☆67Updated last year
Alternatives and similar repositories for FFT_ChipDesign
Users that are interested in FFT_ChipDesign are comparing it to the libraries listed below
Sorting:
- ☆64Updated 3 years ago
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- ☆69Updated 9 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- ☆36Updated 6 years ago
- AXI总线连接器☆104Updated 5 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆40Updated 3 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Updated 4 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 5 years ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- PCIE 5.0 Graduation project (Verification Team)☆80Updated last year
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆91Updated 6 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- AXI Interconnect☆53Updated 4 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- An AXI4 crossbar implementation in SystemVerilog☆175Updated last month
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆52Updated 8 years ago
- round robin arbiter☆75Updated 11 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆65Updated 3 years ago
- APB to I2C☆43Updated 11 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆64Updated last year
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆47Updated last year
- Pipeline FFT Implementation in Verilog HDL☆133Updated 6 years ago
- Must-have verilog systemverilog modules☆37Updated 3 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆79Updated 7 years ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆21Updated last year
- 3×3脉动阵列乘法器☆46Updated 6 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆35Updated 2 years ago