VenciFreeman / FFT_ChipDesignLinks
A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.
☆66Updated 11 months ago
Alternatives and similar repositories for FFT_ChipDesign
Users that are interested in FFT_ChipDesign are comparing it to the libraries listed below
Sorting:
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆44Updated last year
- AXI总线连接器☆103Updated 5 years ago
- ☆34Updated 6 years ago
- FFT generator using Chisel☆62Updated 3 years ago
- AXI DMA 32 / 64 bits☆116Updated 11 years ago
- FFT implement by verilog_测试验证已通过☆58Updated 8 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Updated 4 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- ☆68Updated 9 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆39Updated 2 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- 3×3脉动阵列乘法器☆46Updated 5 years ago
- ☆59Updated 2 years ago
- A verilog implementation for Network-on-Chip☆75Updated 7 years ago
- Pipeline FFT Implementation in Verilog HDL☆126Updated 6 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆88Updated 6 years ago
- An AXI4 crossbar implementation in SystemVerilog☆166Updated last month
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆79Updated 7 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆34Updated 3 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆156Updated last year
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- PCIE 5.0 Graduation project (Verification Team)☆78Updated last year
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆55Updated 2 years ago
- IC Verification & SV Demo☆54Updated 3 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆127Updated 7 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆50Updated 7 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago