VenciFreeman / FFT_ChipDesignLinks
A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.
☆66Updated last year
Alternatives and similar repositories for FFT_ChipDesign
Users that are interested in FFT_ChipDesign are comparing it to the libraries listed below
Sorting:
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Updated 4 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆39Updated 3 years ago
- AXI总线连接器☆103Updated 5 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆46Updated last year
- ☆60Updated 2 years ago
- AXI Interconnect☆52Updated 4 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- A verilog implementation for Network-on-Chip☆76Updated 7 years ago
- FFT generator using Chisel☆62Updated 3 years ago
- FFT implement by verilog_测试验证已通过☆58Updated 8 years ago
- An AXI4 crossbar implementation in SystemVerilog☆170Updated this week
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆90Updated 6 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 4 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- PCIE 5.0 Graduation project (Verification Team)☆79Updated last year
- General Purpose AXI Direct Memory Access☆57Updated last year
- SDRAM controller with AXI4 interface☆96Updated 6 years ago
- ☆68Updated 9 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆65Updated last year
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- Pipeline FFT Implementation in Verilog HDL☆129Updated 6 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆56Updated 2 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆49Updated 6 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆79Updated 7 years ago
- IC Verification & SV Demo☆54Updated 3 years ago
- AXI4 BFM in Verilog☆32Updated 8 years ago
- ☆34Updated 6 years ago
- AMBA bus generator including AXI, AHB, and APB☆106Updated 4 years ago