VenciFreeman / FFT_ChipDesign
A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.
☆54Updated 3 months ago
Related projects ⓘ
Alternatives and complementary repositories for FFT_ChipDesign
- FFT implement by verilog_测试验证已通过☆52Updated 8 years ago
- AXI总线连接器☆91Updated 4 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆40Updated 5 years ago
- Pipeline FFT Implementation in Verilog HDL☆86Updated 5 years ago
- AHB DMA 32 / 64 bits☆50Updated 10 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆71Updated 5 years ago
- SPI interface connect to APB BUS with Verilog HDL☆25Updated 3 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆44Updated last year
- AXI DMA 32 / 64 bits☆100Updated 10 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆83Updated 4 years ago
- FFT generator using Chisel☆56Updated 3 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆24Updated 5 years ago
- round robin arbiter☆68Updated 10 years ago
- ☆34Updated 9 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆31Updated 2 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆12Updated 3 years ago
- AXI Interconnect☆46Updated 3 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆29Updated 2 years ago
- RTL Verilog library for various DSP modules☆83Updated 2 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆49Updated 2 years ago
- 3×3脉动阵列乘法器☆36Updated 5 years ago
- An AXI4 crossbar implementation in SystemVerilog☆123Updated this week
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆111Updated 3 years ago
- ☆26Updated 5 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆69Updated 2 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆69Updated 6 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆31Updated 3 months ago
- AXI4 BFM in Verilog☆32Updated 7 years ago
- APB to I2C☆40Updated 10 years ago
- AXI4 and AXI4-Lite interface definitions☆84Updated 4 years ago