VenciFreeman / FFT_ChipDesign
A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.
☆61Updated 8 months ago
Alternatives and similar repositories for FFT_ChipDesign:
Users that are interested in FFT_ChipDesign are comparing it to the libraries listed below
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆39Updated 3 years ago
- AXI总线连接器☆97Updated 5 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- AXI Interconnect☆47Updated 3 years ago
- FFT implement by verilog_测试验证已通过☆55Updated 8 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆98Updated 4 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆51Updated last year
- AHB DMA 32 / 64 bits☆54Updated 10 years ago
- FFT generator using Chisel☆58Updated 3 years ago
- ☆36Updated 9 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- RTL Verilog library for various DSP modules☆86Updated 3 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- AXI DMA 32 / 64 bits☆111Updated 10 years ago
- upgrade to e203 (a risc-v core)☆42Updated 4 years ago
- A verilog FPGA Interface for AXI4_Lite from Slave side☆11Updated 4 years ago
- ☆50Updated 2 years ago
- Step by step tutorial for building CortexM0 SoC☆37Updated 3 years ago
- Use Verilog to complete the design of various digital circuits, including common interfaces, such as UART, Bluetooth, IIC, AMBA, etc. It …☆27Updated 4 years ago
- ☆17Updated 2 weeks ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆21Updated 4 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆36Updated 8 years ago
- AXI4 and AXI4-Lite interface definitions☆92Updated 4 years ago
- Xilinx AXI VIP example of use☆38Updated 4 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆16Updated last year
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆84Updated 5 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆48Updated 5 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- 3×3脉动阵列乘法器☆44Updated 5 years ago