VenciFreeman / FFT_ChipDesign
A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.
☆60Updated 7 months ago
Alternatives and similar repositories for FFT_ChipDesign:
Users that are interested in FFT_ChipDesign are comparing it to the libraries listed below
- FFT implement by verilog_测试验证已通过☆54Updated 8 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆50Updated last year
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆94Updated 4 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆37Updated 2 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆39Updated 3 years ago
- AHB DMA 32 / 64 bits☆54Updated 10 years ago
- AXI Interconnect☆47Updated 3 years ago
- AXI DMA 32 / 64 bits☆111Updated 10 years ago
- ☆36Updated 9 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆46Updated 5 years ago
- A verilog implementation for Network-on-Chip☆72Updated 7 years ago
- RTL Verilog library for various DSP modules☆86Updated 3 years ago
- AXI总线连接器☆97Updated 5 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆20Updated 3 years ago
- ☆31Updated 5 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 5 years ago
- ☆16Updated last week
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆58Updated 2 years ago
- ☆19Updated 2 years ago
- PCIE 5.0 Graduation project (Verification Team)☆66Updated last year
- 3×3脉动阵列乘法器☆44Updated 5 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆73Updated 7 years ago
- SPI interface connect to APB BUS with Verilog HDL☆29Updated 3 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- SDRAM controller with AXI4 interface☆89Updated 5 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆39Updated last year
- ☆45Updated 2 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆83Updated 5 years ago
- FFT generator using Chisel☆58Updated 3 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆26Updated 4 years ago