yuffeenn / C906-Minimal-SOCView external linksLinks
基于玄铁openc906，搭建最小化SoC系统
☆17Apr 7, 2025Updated 10 months ago
Alternatives and similar repositories for C906-Minimal-SOC
Users that are interested in C906-Minimal-SOC are comparing it to the libraries listed below
Sorting:
- PULP C910, a superscalar out-of-order RISC-V core adapted from T-Head's openC910 (Alibaba Group) and integrated into the PULP ecosystem w…☆15Jun 11, 2025Updated 8 months ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- The course of UCB CS 61A Spring 2022☆10Jul 17, 2022Updated 3 years ago
- a simple pingpong buffer test☆12Feb 11, 2015Updated 11 years ago
- 大三上做的本科毕设，包含BNN的替代梯度训练，verilog电路实现，完成180nm工艺流片。☆21Jun 30, 2025Updated 7 months ago
- Mainline friendly SPL for Allwinner T113☆14Jun 24, 2022Updated 3 years ago
- x2mimic_lab☆33Sep 2, 2025Updated 5 months ago
- This repository contains Espressif patches to TLSF, used in ESP-IDF☆10Jan 5, 2026Updated last month
- My personal dotfiles for my linux desktop☆10Updated this week
- ☆16Mar 27, 2024Updated last year
- The Millipede NTRIP/RTK caster☆14Jan 26, 2026Updated 2 weeks ago
- Assembly Language Codes☆11Feb 8, 2017Updated 9 years ago
- Generic Digitizer Framework based on OpenCMW☆11Updated this week
- 国产全志平头哥C906 RISC-V DongshanPI-D1s RV64GVC 裸机示例仓库！☆16May 9, 2024Updated last year
- FPGA code for NeTV2☆15Dec 3, 2018Updated 7 years ago
- Typhoon GPU on FPGA☆12Aug 22, 2019Updated 6 years ago
- whatever it means☆15Jan 12, 2026Updated last month
- Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.☆12Aug 9, 2019Updated 6 years ago
- Additional camera tuning profiles for Rockchip SoC☆13Dec 12, 2025Updated 2 months ago
- Four versions of MIPS 32bit implemented in Verilog using Vivado, ready for Simulation and Nexys4 DDR Board☆12Sep 15, 2022Updated 3 years ago
- linux0.11源码阅读笔记☆12Oct 15, 2018Updated 7 years ago
- Debian patched port of the OpenBSD netcat(nc) for Linux, including support for IPv6, proxies, and Unix sockets.☆13Jul 18, 2017Updated 8 years ago
- Unitree G1 VR teleoperation☆24Oct 10, 2025Updated 4 months ago
- ECG Classification using PyTorch☆17Jun 27, 2022Updated 3 years ago
- This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.☆18Mar 17, 2023Updated 2 years ago
- BTstack Port for BL618☆12May 16, 2025Updated 8 months ago
- Radix-4 1024 point fft in verilog☆13Apr 29, 2020Updated 5 years ago
- ☆31Dec 2, 2025Updated 2 months ago
- A C++ port of karpathy/micrograd, a tiny scalar-valued autograd engine and a neural net library☆14Nov 24, 2023Updated 2 years ago
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- Simple netcat wrote in C☆16Jun 25, 2025Updated 7 months ago
- 嵌入式led灯效驱动(easy_led)☆13Mar 20, 2024Updated last year
- Wishbone SATA Controller☆24Oct 16, 2025Updated 3 months ago
- ModelB5 for Self Driving☆11Jan 2, 2023Updated 3 years ago
- Implementation of a circular queue in hardware using verilog.☆17Mar 22, 2019Updated 6 years ago
- Darwin 0.3 sources released under the APSL☆14Feb 4, 2021Updated 5 years ago
- ☆16Sep 22, 2025Updated 4 months ago
- Radio Spectrum Viewer and Software Defined Radio in a cheap FPGA board☆20Apr 24, 2023Updated 2 years ago