yuffeenn / C906-Minimal-SOCLinks
基于玄铁openc906,搭建最小化SoC系统
☆17Updated 8 months ago
Alternatives and similar repositories for C906-Minimal-SOC
Users that are interested in C906-Minimal-SOC are comparing it to the libraries listed below
Sorting:
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆68Updated 5 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆77Updated 4 years ago
- OpenXuantie - OpenE902 Core☆163Updated last year
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆113Updated 3 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆81Updated last year
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆51Updated 2 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- Step by step tutorial for building CortexM0 SoC☆39Updated 3 years ago
- This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.☆18Updated 2 years ago
- RTL Verilog library for various DSP modules☆93Updated 3 years ago
- 国产VU13P加速卡资料☆79Updated 8 months ago
- Must-have verilog systemverilog modules☆37Updated 3 years ago
- An open-source hybrid Mesh–Crossbar NoC for scalable, low-latency shared-L1-memory clusters with thousands of cores.☆29Updated 3 weeks ago
- OpenXuantie - OpenE906 Core☆148Updated last year
- Implementation of the PCIe physical layer☆59Updated 5 months ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆72Updated 2 years ago
- Open IP in Hardware Description Language.☆28Updated 2 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- HYF's high quality verilog codes☆16Updated 11 months ago
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆37Updated last year
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆127Updated 3 years ago
- ☆38Updated 10 years ago
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆114Updated last year
- AXI4 and AXI4-Lite interface definitions☆97Updated 5 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆98Updated last year
- ☆37Updated 7 years ago
- ☆80Updated 3 years ago