FFT implementation using CORDIC algorithm written in Verilog.
☆36Sep 6, 2018Updated 7 years ago
Alternatives and similar repositories for FFT-cordic-HDL
Users that are interested in FFT-cordic-HDL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- High Radix Adaptive CORDIC Algorithm - Improvement over Traditional CORDIC☆14Jul 15, 2016Updated 9 years ago
- CORDIC VLSI-IP for deep learning activation functions☆15Jul 13, 2019Updated 6 years ago
- FFT implement by verilog_测试验证已通过☆61Sep 14, 2016Updated 9 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆33Nov 6, 2018Updated 7 years ago
- configurable cordic core in verilog☆54Jul 17, 2014Updated 11 years ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Pipeline FFT Implementation in Verilog HDL☆165Apr 14, 2019Updated 7 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆20Dec 8, 2012Updated 13 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆50Jul 4, 2019Updated 6 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆48Dec 3, 2023Updated 2 years ago
- Floating point Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source lang. - VHDL).☆62Jul 5, 2022Updated 3 years ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆28Mar 26, 2017Updated 9 years ago
- Implementation of a cache memory in verilog☆15Dec 5, 2017Updated 8 years ago
- Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.☆35May 20, 2020Updated 5 years ago
- A CORDIC implementation of square root Verilog calculation on Quartus Prime 16.0, with ability to simulate on ModelSim as well.☆19Jul 24, 2021Updated 4 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- 2024年全国大学生电子设计大赛省赛B题参赛设计☆13Sep 17, 2024Updated last year
- ☆14Nov 11, 2015Updated 10 years ago
- hardware implement of huffman coding(written in verilog)☆14Jul 30, 2017Updated 8 years ago
- IEEE 802.11 OFDM-based transceiver system☆44Dec 15, 2017Updated 8 years ago
- safe, no-cost and easy-to-use Cpp header to work safely with HW registers☆14Sep 15, 2024Updated last year
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆16Aug 18, 2022Updated 3 years ago
- Using the Quartus II software, an OFDM transmitter system was designed and implemented on Intel DE2i-150 board. Here QPSK is used as the …☆19Dec 29, 2016Updated 9 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Jan 17, 2026Updated 3 months ago
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- QSPI for SoC☆23Nov 8, 2019Updated 6 years ago
- VGA LCD Core (OpenCores)☆15May 22, 2018Updated 7 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆77Dec 7, 2020Updated 5 years ago
- Simple Verilog Parser In Python☆15Dec 31, 2017Updated 8 years ago
- Andes Vector Extension support added to riscv-dv☆18May 29, 2020Updated 5 years ago
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆28Jul 17, 2025Updated 9 months ago
- Wishbone controlled I2C controllers☆57Nov 12, 2024Updated last year
- SPI interface connect to APB BUS with Verilog HDL☆40Jun 27, 2021Updated 4 years ago
- VEXTPROJ - the version control friendly system for creation of Vivado projects☆13Oct 25, 2025Updated 5 months ago
- Deploy open-source AI quickly and easily - Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆14Dec 29, 2016Updated 9 years ago
- demo code for "Principles on Learning New Features for Effective Dense Matching"☆12Nov 1, 2016Updated 9 years ago
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- Pre-trained models of MC-CNN in Chainer☆14Nov 14, 2018Updated 7 years ago
- An implementation of the CORDIC algorithm in Verilog.☆109Nov 19, 2018Updated 7 years ago
- My own VHDL components library. Anything from a flip flop to an ALU.☆13Feb 5, 2024Updated 2 years ago
- SPI Master Core clone from OpenCores☆13Oct 4, 2013Updated 12 years ago