FFT implementation using CORDIC algorithm written in Verilog.
☆36Sep 6, 2018Updated 8 years ago
Alternatives and similar repositories for FFT-cordic-HDL
Users that are interested in FFT-cordic-HDL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- High Radix Adaptive CORDIC Algorithm - Improvement over Traditional CORDIC☆14Jul 15, 2016Updated 10 years ago
- CORDIC VLSI-IP for deep learning activation functions☆15Jul 13, 2019Updated 7 years ago
- FFT implement by verilog_测试验证已通过☆62Sep 14, 2016Updated 10 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆33Nov 6, 2018Updated 7 years ago
- configurable cordic core in verilog☆55Jul 17, 2014Updated 12 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Pipeline FFT Implementation in Verilog HDL☆178Apr 14, 2019Updated 7 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆77Mar 16, 2026Updated 7 months ago
- The CORDIC algorithm implemented in Octave/MATLAB and Verilog☆32Mar 31, 2015Updated 11 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆52Jul 4, 2019Updated 7 years ago
- Floating point Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source lang. - VHDL).☆62Jul 5, 2022Updated 4 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆53Dec 3, 2023Updated 2 years ago
- 2024年全国大学生电子设计大赛省赛B题参赛设计☆13Sep 17, 2024Updated 2 years ago
- Implementation of a cache memory in verilog☆14Dec 5, 2017Updated 8 years ago
- Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.☆36May 20, 2020Updated 6 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- A CORDIC implementation of square root Verilog calculation on Quartus Prime 16.0, with ability to simulate on ModelSim as well.☆19Jul 24, 2021Updated 5 years ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆33Mar 26, 2017Updated 9 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 12 years ago
- hardware implement of huffman coding(written in verilog)☆15Jul 30, 2017Updated 9 years ago
- VGA LCD Core (OpenCores)☆15May 22, 2018Updated 8 years ago
- ☆16Jul 16, 2026Updated 3 months ago
- IEEE 802.11 OFDM-based transceiver system☆49Dec 15, 2017Updated 8 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆37Updated this week
- Verilog code for a circuit implementation of Radix-2 FFT☆28Dec 5, 2021Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Using the Quartus II software, an OFDM transmitter system was designed and implemented on Intel DE2i-150 board. Here QPSK is used as the …☆19Dec 29, 2016Updated 9 years ago
- A pipelined cordic algoithm for computing cos(angle) and sin(angle) in verilog☆19May 29, 2017Updated 9 years ago
- ☆17Nov 11, 2015Updated 10 years ago
- safe, no-cost and easy-to-use Cpp header to work safely with HW registers☆14Sep 15, 2024Updated 2 years ago
- L1 Data, L1 Instruction and L2 Unified Cache Design☆16Aug 21, 2026Updated 2 months ago
- Generate a Verilog Source file and testbench file for a given Moore FSM☆17Nov 18, 2012Updated 13 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Aug 19, 2026Updated 2 months ago
- C++ static vector class template. Also might be known as fixed vector or on-stack vector.☆13Jul 8, 2022Updated 4 years ago
- My own VHDL components library. Anything from a flip flop to an ALU.☆12Feb 5, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Simple Verilog Parser In Python☆15Dec 31, 2017Updated 8 years ago
- Andes Vector Extension support added to riscv-dv☆19May 29, 2020Updated 6 years ago
- VEXTPROJ - the version control friendly system for creation of Vivado projects☆13Oct 25, 2025Updated 11 months ago
- SPI interface connect to APB BUS with Verilog HDL☆44Jun 27, 2021Updated 5 years ago
- Verilog module for calculation of FFT.☆198Aug 22, 2012Updated 14 years ago
- A 2-demensional fast furior transform project for image processing.☆10Sep 4, 2020Updated 6 years ago
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆16Dec 29, 2016Updated 9 years ago