JoshuaEbenezer / FFT-cordic-HDLLinks
FFT implementation using CORDIC algorithm written in Verilog.
☆33Updated 6 years ago
Alternatives and similar repositories for FFT-cordic-HDL
Users that are interested in FFT-cordic-HDL are comparing it to the libraries listed below
Sorting:
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- AXI Interconnect☆50Updated 3 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- FFT implement by verilog_测试验证已通过☆58Updated 8 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆44Updated last year
- ☆20Updated 2 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆65Updated 11 months ago
- ☆36Updated 9 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆13Updated 2 years ago
- SPI interface connect to APB BUS with Verilog HDL☆34Updated 4 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆32Updated 5 years ago
- ☆10Updated 5 years ago
- ☆56Updated 2 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆22Updated 5 months ago
- APB to I2C☆42Updated 11 years ago
- PCIE 5.0 Graduation project (Verification Team)☆78Updated last year
- Asynchronous fifo in verilog☆35Updated 9 years ago
- General Purpose AXI Direct Memory Access☆53Updated last year
- Interface Protocol in Verilog☆50Updated 5 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆49Updated 6 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- 异步FIFO的内部实现☆24Updated 6 years ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆25Updated 8 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Updated 6 years ago
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆30Updated 4 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago