JoshuaEbenezer / FFT-cordic-HDLLinks
FFT implementation using CORDIC algorithm written in Verilog.
☆33Updated 7 years ago
Alternatives and similar repositories for FFT-cordic-HDL
Users that are interested in FFT-cordic-HDL are comparing it to the libraries listed below
Sorting:
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- ☆20Updated 2 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆48Updated last year
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆68Updated last year
- ☆38Updated 10 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆41Updated 3 years ago
- Implementation of the PCIe physical layer☆50Updated 3 months ago
- ☆64Updated 3 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆48Updated 6 years ago
- 异步FIFO的内部实现☆24Updated 7 years ago
- AXI Interconnect☆53Updated 4 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆32Updated 5 years ago
- ☆10Updated 5 years ago
- General Purpose AXI Direct Memory Access☆60Updated last year
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- AXI4 BFM in Verilog☆34Updated 8 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆27Updated 8 months ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆47Updated last year
- configurable cordic core in verilog☆52Updated 11 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆66Updated last year
- Bitmap Processing Library & AXI-Stream Video Image VIP☆34Updated 3 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆30Updated 5 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆35Updated 2 years ago
- SPI interface connect to APB BUS with Verilog HDL☆37Updated 4 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆24Updated 5 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆17Updated 11 years ago