JoshuaEbenezer / FFT-cordic-HDLLinks
FFT implementation using CORDIC algorithm written in Verilog.
☆33Updated 7 years ago
Alternatives and similar repositories for FFT-cordic-HDL
Users that are interested in FFT-cordic-HDL are comparing it to the libraries listed below
Sorting:
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆67Updated last year
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆48Updated 6 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆40Updated 3 years ago
- configurable cordic core in verilog☆52Updated 11 years ago
- AXI Interconnect☆53Updated 4 years ago
- Pipeline FFT Implementation in Verilog HDL☆133Updated 6 years ago
- ☆20Updated 2 years ago
- ☆37Updated 10 years ago
- Implementation of the PCIe physical layer☆48Updated 2 months ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆47Updated last year
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Updated 6 years ago
- SPI interface connect to APB BUS with Verilog HDL☆37Updated 4 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆66Updated last year
- Must-have verilog systemverilog modules☆37Updated 3 years ago
- Verilog RTL Design☆44Updated 4 years ago
- Implementation of Sobel Filter in Verilog☆24Updated 8 years ago
- ☆64Updated 3 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆20Updated 12 years ago
- ☆10Updated 5 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆35Updated 2 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆38Updated 8 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆24Updated 5 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆32Updated 5 years ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆28Updated 8 years ago