JoshuaEbenezer / FFT-cordic-HDL
FFT implementation using CORDIC algorithm written in Verilog.
☆26Updated 6 years ago
Related projects: ⓘ
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆38Updated 5 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆33Updated 9 months ago
- AHB DMA 32 / 64 bits☆48Updated 10 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆51Updated last month
- Asynchronous fifo in verilog☆32Updated 8 years ago
- AXI Interconnect☆44Updated 3 years ago
- A 2D convolution hardware implementation written in Verilog☆40Updated 3 years ago
- Xilinx AXI VIP example of use☆29Updated 3 years ago
- High Radix Adaptive CORDIC Algorithm - Improvement over Traditional CORDIC☆11Updated 8 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆65Updated 5 years ago
- ☆14Updated last year
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆32Updated 2 years ago
- RTL Verilog library for various DSP modules☆80Updated 2 years ago
- 异步FIFO的内部实现☆23Updated 6 years ago
- All digital PLL☆24Updated 6 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆28Updated 2 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆13Updated 6 months ago
- ☆32Updated 9 years ago
- AXI4 BFM in Verilog☆32Updated 7 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆41Updated 6 months ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆20Updated 4 years ago
- ☆19Updated 8 months ago
- General Purpose AXI Direct Memory Access☆44Updated 4 months ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆27Updated 5 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆47Updated 7 years ago
- IEEE 754 floating point library in system-verilog and vhdl☆53Updated 3 months ago
- ☆24Updated 5 years ago
- A 32 point radix-2 FFT module written in Verilog☆19Updated 4 years ago
- Implementing Different Adder Structures in Verilog☆54Updated 5 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆57Updated 4 years ago