delhatch / Spectrum
Spectrum analyzer system using a 512-point FFT, in a Cyclone IV FPGA. Reads i2s audio from the codec and then does all FFT/VGA functions. Nios just reads the FFT result and draws the display bars. VGA frame buffer on-chip. VGA signals generated on-chip. See the included video files to watch it in action.
☆28Updated 6 years ago
Related projects: ⓘ
- VHDL Modules☆23Updated 9 years ago
- Audio controller (I2S, SPDIF, DAC)☆77Updated 5 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆80Updated 7 years ago
- I2S transciever implemented in Verilog HDL☆24Updated 6 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆102Updated 3 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆75Updated last year
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆49Updated 2 years ago
- This project demonstrates DSP capabilities of Terasic DE2-115☆26Updated 6 years ago
- Delta Sigma DAC FPGA☆28Updated 8 months ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆65Updated 2 years ago
- configurable cordic core in verilog☆41Updated 10 years ago
- Verilog modules required to get the OV7670 camera working☆60Updated 6 years ago
- A collection of phase locked loop (PLL) related projects☆95Updated 8 months ago
- Skeletal repository for GNU Radio WBFM implementation on Pynq board☆13Updated 7 years ago
- A collection of demonstration digital filters☆138Updated 8 months ago
- USB Full Speed PHY☆38Updated 4 years ago
- Implementation of pipelined IIR bandstop filter in Verilog, C++ and MATLAB with fixed point arithmetic☆28Updated 7 years ago
- VHDL Library for implementing common DSP functionality.☆26Updated 5 years ago
- Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA☆63Updated 4 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆72Updated 4 years ago
- This a complete and fully working Viola-Jones face detection algorithm described in VHDL and verified on the DE2-115 FPGA board.☆41Updated 7 years ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆51Updated 3 years ago
- DPLL for phase-locking to 1PPS signal☆25Updated 8 years ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆87Updated 6 years ago
- Digital FM Radio Receiver for FPGA☆57Updated 8 years ago
- MIPI CSI-2 + MIPI CCS Demo☆63Updated 3 years ago
- i2s core, with support for both transmit and receive☆27Updated 6 years ago
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆49Updated 2 years ago
- Basic UART TX/RX module for FPGA☆30Updated 5 years ago
- VHDL/FPGA/OV7670☆30Updated 8 years ago