Spectrum analyzer system using a 512-point FFT, in a Cyclone IV FPGA. Reads i2s audio from the codec and then does all FFT/VGA functions. Nios just reads the FFT result and draws the display bars. VGA frame buffer on-chip. VGA signals generated on-chip. See the included video files to watch it in action.
☆32Feb 9, 2018Updated 8 years ago
Alternatives and similar repositories for Spectrum
Users that are interested in Spectrum are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Radix-4 1024 point fft in verilog☆12Apr 29, 2020Updated 6 years ago
- A 32 point radix-2 FFT module written in Verilog☆25Jun 28, 2020Updated 6 years ago
- FPGA-based FFT audio spectrum analyzer☆23Nov 19, 2017Updated 8 years ago
- Uses the D8M camera module, then processes the image to detect red objects, and then overlay an x,y crosshair on the largest red object. …☆15Jan 19, 2018Updated 8 years ago
- FFT algorithm coded in Verilog. Designed to run on a Xillinx Spartan 6 FPGA board.☆15Jul 19, 2012Updated 14 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- FPGA-Based USB-Input Audio Digital to Analogue Converter☆17Jun 11, 2021Updated 5 years ago
- Library of generic verilog buildingblocks☆17Dec 25, 2025Updated 8 months ago
- USB audio interface,design by STM32 and EP4CE6 FPGA,support DSD☆16Jan 20, 2017Updated 9 years ago
- WM8731 Audio CODEC using Verilog (DE2-115)☆11Jul 28, 2019Updated 7 years ago
- FPGA Audio Manipulation & Effects in Verilog | DJ sound mixer that is able to create remixes of voices, sounds and melodies☆13Jul 15, 2019Updated 7 years ago
- A high-performance DIY audio DAC☆22Aug 16, 2020Updated 6 years ago
- USB 1.1 PHY☆11Jul 17, 2014Updated 12 years ago
- Verilog module for calculation of FFT.☆196Aug 22, 2012Updated 14 years ago
- ADRV90xx Getting Started Info☆14Mar 3, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 16-QAM implemented on Xilinx Basys3, running at 100 MHz, sending the preamble of the U.S. const.☆10Nov 14, 2018Updated 7 years ago
- Creating virtual serial ports using socat☆14Aug 25, 2011Updated 15 years ago
- VLSI VS1053b DSP Audio Processor Example Projects and Resources☆11Jan 17, 2018Updated 8 years ago
- Very simple Linux audio recording using Alsa☆11Aug 25, 2020Updated 6 years ago
- Audio controller (I2S, SPDIF, DAC)☆101Sep 1, 2019Updated 7 years ago
- Example Verilog code for Ulx3s☆45May 5, 2022Updated 4 years ago
- Minimal set of files required to build the WSPR decoder by Joe Taylor, K1JT and Steve Franke, K9AN.☆14Jul 24, 2025Updated last year
- an unoffcial AVS+(Advanced Video Standard Plus) Decoder☆12Jan 14, 2016Updated 10 years ago
- Mail server with virtual domains and spam control using Postfix, MySQL, Dovecot and PostfixAdmin☆20Sep 24, 2012Updated 13 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- I2C Master FSM (vhdl)☆12Jun 8, 2016Updated 10 years ago
- ☆33Mar 12, 2021Updated 5 years ago
- Design consists of a 32-bit MIPS superscalar pipeline processor in functional Verilog. Runs a cache based memory system, a branch predict…☆15Oct 9, 2017Updated 8 years ago
- Verilog FPGA code : including experimental DSP audio processor☆14Dec 1, 2020Updated 5 years ago
- This repository contains getting started projects related to all PSoC4 pioneer kits.☆15Jul 9, 2026Updated last month
- ☆11Nov 21, 2015Updated 10 years ago
- This repository provides examples that demonstrates how to develop PSoC 4 MCU based analog designs. These examples help you to use periph…☆15Jul 9, 2026Updated last month
- ☆11Nov 21, 2018Updated 7 years ago
- 对16QAM信号进行解调，同步头的提取，解调出同相和正交信号，将滤波后的I路和Q路信号叠加，画出星座图，再对星座图的偏移进行纠正☆12Mar 22, 2021Updated 5 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- Example software for the MonkeyJam Freescale HIT Project - https://community.freescale.com/docs/DOC-100149☆14Oct 2, 2015Updated 10 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆21Dec 8, 2012Updated 13 years ago
- An up5k board to manage pulse-echo ultrasound acquisition.☆42Jul 16, 2024Updated 2 years ago
- Supplementary material for the masters course "Selected Topics in Audio Signal Processing"☆13Dec 1, 2020Updated 5 years ago
- The TV80 (Verilog) synthesizable soft core of Zilog Z80 (forked from http://opencores.org/project,tv80)☆10Jan 9, 2016Updated 10 years ago
- ☆14Aug 2, 2017Updated 9 years ago