akhan3 / async-fifoLinks
Asynchronous FIFO for transferring data between two asynchronous clock domains
☆17Updated 9 years ago
Alternatives and similar repositories for async-fifo
Users that are interested in async-fifo are comparing it to the libraries listed below
Sorting:
- UART -> AXI Bridge☆61Updated 3 years ago
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- Build an open source, extremely simple DMA.☆22Updated 6 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- Asynchronous fifo in verilog☆35Updated 9 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- Hamming ECC Encoder and Decoder to protect memories☆33Updated 4 months ago
- 128KB AXI cache (32-bit in, 256-bit out)☆51Updated 4 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- round robin arbiter☆74Updated 10 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Implementation of the PCIe physical layer☆40Updated 3 weeks ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- Python Tool for UVM Testbench Generation☆53Updated last year
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆61Updated 4 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆26Updated last week
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆55Updated 4 years ago
- ☆25Updated 3 years ago
- ☆52Updated 2 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 5 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- AXI4 BFM in Verilog☆32Updated 8 years ago
- ☆58Updated 4 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆43Updated last year
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Updated 2 years ago
- ☆21Updated 5 years ago