Asynchronous FIFO for transferring data between two asynchronous clock domains
☆17Jun 3, 2016Updated 9 years ago
Alternatives and similar repositories for async-fifo
Users that are interested in async-fifo are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FIFO implementation with different clock domains for read and write.☆14Aug 17, 2021Updated 4 years ago
- 异步FIFO的内部实现☆25Aug 26, 2018Updated 7 years ago
- Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.☆40May 10, 2019Updated 6 years ago
- A FIFO or Queue is an array of memory commonly used in hardware to transfer transfer data between two circuits with different clocks. The…☆16Nov 5, 2017Updated 8 years ago
- FPGA 同步FIFO与异步FIFO☆32Feb 26, 2019Updated 7 years ago
- Verilog implementation of Bubble Sorter and Odd Even Transposition Sorter.☆14Nov 22, 2015Updated 10 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- The Linux Foundation/Redwood EDA "Building a RISC-V CPU" Course content, also available via EdX.☆16Jul 9, 2024Updated last year
- A wishbone controlled scope for FPGA's☆88Jan 12, 2024Updated 2 years ago
- Typhoon GPU on FPGA☆12Aug 22, 2019Updated 6 years ago
- Wishbone SATA Controller☆25Oct 16, 2025Updated 5 months ago
- Wishbone interconnect utilities☆44Feb 23, 2026Updated last month
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- A user-space port of the altera-stapl driver from the linux kernel☆14Jan 10, 2023Updated 3 years ago
- [ACM MM2025]: MQuant: Unleashing the Inference Potential of Multimodal Large Language Models via Full Static Quantization☆39Aug 13, 2025Updated 7 months ago
- Implementation of a circular queue in hardware using verilog.☆17Mar 22, 2019Updated 7 years ago
- risc-v-myth-workshop-august-Redbeard358 created by GitHub Classroom☆15Sep 15, 2020Updated 5 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆434Feb 13, 2026Updated last month
- 基于玄铁openc906，搭建最小化SoC系统☆19Apr 7, 2025Updated 11 months ago
- ☆13Jan 28, 2026Updated last month
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- The wafer-native AI accelerator simulation platform and inference engine.☆52Jan 1, 2026Updated 2 months ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.☆12Aug 9, 2019Updated 6 years ago
- Magma Hackathon☆12Mar 4, 2020Updated 6 years ago
- Multi-path UDP protocol - an example implementation☆10Jul 6, 2015Updated 10 years ago
- DMA core compatible with AHB3-Lite☆10Mar 30, 2019Updated 6 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- A Shared Memory Multithreaded Graph Benchmark Suite for Multicores☆36May 30, 2025Updated 9 months ago
- openMSP430 CPU core (from OpenCores)☆22Oct 14, 2022Updated 3 years ago
- The ZipCPU blog☆18Dec 17, 2025Updated 3 months ago
- tmux plugin to show CPU temperature☆11Feb 25, 2022Updated 4 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆17Jan 28, 2022Updated 4 years ago
- Dense optical flow toolbox (from C.Liu)☆18Jun 14, 2012Updated 13 years ago
- FFT implement by verilog_测试验证已通过☆61Sep 14, 2016Updated 9 years ago
- 基于51单片机的简易计算器 / 具有加减乘除四则运算功能 / 期末小项目 / A simple caculator based on 89C51 MCU☆20Mar 9, 2024Updated 2 years ago
- WISHBONE DMA/Bridge IP Core☆18Jul 17, 2014Updated 11 years ago
- PulseRain FP51 MCU, with peripherals☆17Mar 20, 2018Updated 8 years ago
- Defend your .tmux.conf at all costs☆12Apr 4, 2024Updated last year