akhan3 / async-fifoLinks
Asynchronous FIFO for transferring data between two asynchronous clock domains
☆18Updated 9 years ago
Alternatives and similar repositories for async-fifo
Users that are interested in async-fifo are comparing it to the libraries listed below
Sorting:
- ☆20Updated 2 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆65Updated 4 months ago
- few python scripts to clone all IP cores from opencores.org☆24Updated last year
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆19Updated 6 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 5 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆30Updated 3 months ago
- General Purpose AXI Direct Memory Access☆58Updated last year
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆64Updated last year
- Build an open source, extremely simple DMA.☆22Updated 6 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆40Updated 5 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆45Updated last year
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Updated 5 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- 异步FIFO的内部实现☆24Updated 7 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆43Updated 5 years ago
- A 32 point radix-2 FFT module written in Verilog☆23Updated 5 years ago
- UART -> AXI Bridge☆62Updated 4 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆19Updated 7 years ago
- Verilog for a SECDED Hsaio ECC and a DEC ECC. Power, delay, and area are compared for Berkeley MASIC EEW241B - Advanced Digital Integrate…☆48Updated 10 years ago
- ☆64Updated 4 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆69Updated 9 months ago
- ☆78Updated 3 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- Implementation of the PCIe physical layer☆48Updated 2 months ago