Asynchronous FIFO for transferring data between two asynchronous clock domains
☆17Jun 3, 2016Updated 9 years ago
Alternatives and similar repositories for async-fifo
Users that are interested in async-fifo are comparing it to the libraries listed below
Sorting:
- 异步FIFO的内部实现☆25Aug 26, 2018Updated 7 years ago
- FIFO implementation with different clock domains for read and write.☆14Aug 17, 2021Updated 4 years ago
- FPGA 同步FIFO与异步FIFO☆32Feb 26, 2019Updated 7 years ago
- A wishbone controlled scope for FPGA's☆88Jan 12, 2024Updated 2 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.☆40May 10, 2019Updated 6 years ago
- ☆13Jan 28, 2026Updated last month
- Completely strips digital signatures from executables (.exe, .dll, .sys, .drv...) and fixes issues preventing resigning☆16Oct 19, 2025Updated 4 months ago
- MFT Fast Transcoder is a fast forensic tool to analyze MFT of NTFS partitions.☆12Feb 27, 2023Updated 3 years ago
- It's a handy tool to help you analyze malware. You can use this tool to query your malware samples using different hashes or find all oth…☆20Jul 22, 2025Updated 7 months ago
- Ransomware dataset, containing dynamic behaviour of more than 60 distinct ransomware families.☆10Aug 29, 2022Updated 3 years ago
- A user-space port of the altera-stapl driver from the linux kernel☆14Jan 10, 2023Updated 3 years ago
- Source code for TMS WEB Core 2nd Edition☆12Apr 16, 2024Updated last year
- ☆10Mar 18, 2020Updated 5 years ago
- Cuckoo Sandbox report parser into ransomware classifier☆11Feb 14, 2019Updated 7 years ago
- Wishbone interconnect utilities☆44Feb 23, 2026Updated last week
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆424Feb 13, 2026Updated 2 weeks ago
- Forked from upstream: http://sourceforge.net/projects/osslsigncode/☆11Dec 27, 2021Updated 4 years ago
- Python CLI covering the FileScan.IO API - enabling automatic interaction with www.filescan.io or private instances☆16Jul 15, 2025Updated 7 months ago
- 基于玄铁openc906，搭建最小化SoC系统☆18Apr 7, 2025Updated 10 months ago
- ☆12Aug 4, 2025Updated 7 months ago
- Typhoon GPU on FPGA☆12Aug 22, 2019Updated 6 years ago
- Linear-complexity Private Function Evaluation (PFE) based on homomorphic encryption (as presented at ESORICS'20).☆10Sep 14, 2020Updated 5 years ago
- windows内核安全与驱动开发代码☆12Apr 4, 2020Updated 5 years ago
- opsi-script aka. opsi-winst and other various tools.☆10Updated this week
- My solutions for random crackmes and other challenges☆12Dec 23, 2019Updated 6 years ago
- The VD100 development board is based on the Xilinx Versal AI Edge series chip xcve2302 and is designed with a core board and a bottom boa…☆18Jul 9, 2024Updated last year
- ☆10Feb 26, 2021Updated 5 years ago
- A simple implementation of the Karatsuba multiplication algorithm☆11Apr 2, 2025Updated 11 months ago
- A template for projects using both libPeConv and MS Detours☆16Oct 5, 2025Updated 5 months ago
- Multi-path UDP protocol - an example implementation☆10Jul 6, 2015Updated 10 years ago
- Ransomware Detection using Machine Learning☆11Feb 10, 2023Updated 3 years ago
- SSDT_process_hide_protect☆10Jul 17, 2014Updated 11 years ago
- 3-axis Accelerometer☆14Aug 20, 2018Updated 7 years ago
- This is the first ever prenup on Ethereum blockchain (to the best of my knowledge). You can take this code to write your own prenup too!☆12Jun 22, 2016Updated 9 years ago
- DMA core compatible with AHB3-Lite☆10Mar 30, 2019Updated 6 years ago
- Tutorial on how to use the AXI ACP on the UltraZed-EG IOCC☆11Jun 13, 2018Updated 7 years ago
- Wishbone SATA Controller☆24Oct 16, 2025Updated 4 months ago
- Example design for the Ethernet FMC using an FPGA based hardware packet generator/checker to demonstrate maximum throughput☆12Updated this week