Asynchronous FIFO for transferring data between two asynchronous clock domains
☆17Jun 3, 2016Updated 10 years ago
Alternatives and similar repositories for async-fifo
Users that are interested in async-fifo are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FIFO implementation with different clock domains for read and write.☆17Aug 17, 2021Updated 5 years ago
- 异步FIFO的内部实现☆25Aug 26, 2018Updated 8 years ago
- Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.☆41May 10, 2019Updated 7 years ago
- All-Pairs Shortest Path implementation on GPU, using CUDA.☆10Nov 8, 2016Updated 9 years ago
- FPGA 同步FIFO与异步FIFO☆32Feb 26, 2019Updated 7 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A FIFO or Queue is an array of memory commonly used in hardware to transfer transfer data between two circuits with different clocks. The…☆16Nov 5, 2017Updated 8 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- Verilog implementation of Bubble Sorter and Odd Even Transposition Sorter.☆15Nov 22, 2015Updated 10 years ago
- Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.☆12Aug 9, 2019Updated 7 years ago
- A wishbone controlled scope for FPGA's☆95Jan 12, 2024Updated 2 years ago
- risc-v-myth-workshop-august-Redbeard358 created by GitHub Classroom☆19Sep 15, 2020Updated 6 years ago
- LLM-Assisted FPGA Design for Carrier Frequency Offset Estimation☆11Sep 5, 2025Updated last year
- Mini RISC-V CPU☆11Dec 26, 2019Updated 6 years ago
- Wishbone interconnect utilities☆46Feb 23, 2026Updated 8 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- WISHBONE Interconnect☆11Oct 1, 2017Updated 9 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆498Oct 17, 2026Updated 2 weeks ago
- The Linux Foundation/Redwood EDA "Building a RISC-V CPU" Course content, also available via EdX.☆25Jul 9, 2024Updated 2 years ago
- Typhoon GPU on FPGA☆13Aug 22, 2019Updated 7 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 12 years ago
- A user-space port of the altera-stapl driver from the linux kernel☆14Jan 10, 2023Updated 3 years ago
- ☆13Oct 18, 2026Updated 2 weeks ago
- A Shared Memory Multithreaded Graph Benchmark Suite for Multicores☆37May 30, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Magma Hackathon☆12Mar 4, 2020Updated 6 years ago
- Standalone WeChat MCP server — send/receive WeChat messages via MCP tools☆17Oct 8, 2026Updated 3 weeks ago
- Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.☆17Dec 19, 2022Updated 3 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- Implementation of a circular queue in hardware using verilog.☆18Mar 22, 2019Updated 7 years ago
- tmux plugin to show CPU temperature☆11Feb 25, 2022Updated 4 years ago
- Multi-path UDP protocol - an example implementation☆10Jul 6, 2015Updated 11 years ago
- An inverted pendulum control theory project☆12Jun 18, 2023Updated 3 years ago
- The ZipCPU blog☆20Jul 18, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- FFT implement by verilog_测试验证已通过☆62Sep 14, 2016Updated 10 years ago
- Example design for the Ethernet FMC using an FPGA based hardware packet generator/checker to demonstrate maximum throughput☆12Oct 12, 2026Updated 3 weeks ago
- WISHBONE DMA/Bridge IP Core☆18Jul 17, 2014Updated 12 years ago
- Wishbone SATA Controller☆28Sep 17, 2026Updated last month
- 100 MB/s Ethernet MAC Layer Switch☆15Jul 17, 2014Updated 12 years ago
- Tutorial about grant access to SSH on ZTE MF258 router☆11Oct 16, 2021Updated 5 years ago
- Project in Course named DESIGN AND IMPLEMENTATION OF COMMUNICATION PROTOCOLS in FCU☆17Oct 18, 2014Updated 12 years ago