YSYX RISC-V Project NJU Study Group
☆16Jan 3, 2025Updated last year
Alternatives and similar repositories for YSYX-NJU-Group
Users that are interested in YSYX-NJU-Group are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 一生一芯CPU/目前做到cache/后续主要考虑ASIC DV☆23Jan 13, 2025Updated last year
- a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.☆11Dec 14, 2019Updated 6 years ago
- ☆80Apr 23, 2023Updated 3 years ago
- WISHBONE Builder☆15Sep 10, 2016Updated 9 years ago
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆56Aug 14, 2024Updated 2 years ago
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Apr 6, 2023Updated 3 years ago
- tpu-systolic-array-weight-stationary☆25May 7, 2021Updated 5 years ago
- This is the fork of CVA6 intended for PULP development.☆25Updated this week
- Collect some IC specs for learning.☆25Jun 25, 2024Updated 2 years ago
- MIPS 57条指令五级流水线cpu (verilog实现+详细注释)☆11Jan 11, 2022Updated 4 years ago
- ☆97Updated this week
- 我的一生一芯项目☆16Dec 14, 2021Updated 4 years ago
- SystemVerilog modules and classes commonly used for verification☆58Jan 5, 2026Updated 7 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Simple test of ARM NEON code. Performs a blit to the framebuffer.☆15Jul 23, 2013Updated 13 years ago
- ☆14Mar 19, 2025Updated last year
- 记录一下夏季学期计算机设计与实践课上写的RISC-V单周期CPU和RISC-V五级流水线CPU☆14Sep 7, 2021Updated 4 years ago
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 5 years ago
- AXI Interconnect☆58Aug 20, 2021Updated 4 years ago
- RISCV CPU implementation in SystemVerilog☆32Jul 24, 2026Updated 3 weeks ago
- A convolution based 3x3 GaussianBlur implementation using ARM NEON assembly engine☆10Jan 20, 2019Updated 7 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆175May 10, 2025Updated last year
- 上海大学 课程实验报告LaTex模板☆17Mar 23, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Tensor Processing Unit implementation in Verilog☆16Aug 12, 2026Updated last week
- AXI-4 RAM Tester Component☆21Aug 5, 2020Updated 6 years ago
- Parallel_Computer_Architecture经典书籍☆17May 13, 2022Updated 4 years ago
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆14Mar 30, 2023Updated 3 years ago
- Verilog CAN controller that is compatible to the SJA 1000.☆19Apr 17, 2021Updated 5 years ago
- USB2.0 Device Controller IP Core☆18Aug 18, 2023Updated 3 years ago
- Verification IP for SPI protocol☆21Jul 23, 2020Updated 6 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 7 years ago
- ☆10Jan 30, 2017Updated 9 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Verilog写的简单五级流水线CPU☆16Sep 24, 2020Updated 5 years ago
- This is a simple Risc-v core for software simulation on FPGA.☆10Apr 9, 2022Updated 4 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆15Jul 28, 2021Updated 5 years ago
- P4_16 reference compiler☆23Dec 30, 2025Updated 7 months ago
- ☆11Jun 28, 2020Updated 6 years ago
- 简单易用的微信小程序倒计时库☆15May 15, 2018Updated 8 years ago
- Complete ASIC Design of UART Interface with Baud Rate Selection :- RTL to GDS2☆13Sep 3, 2019Updated 6 years ago