kaitoukito / YSYX-NJU-GroupLinks
YSYX RISC-V Project NJU Study Group
☆16Updated 5 months ago
Alternatives and similar repositories for YSYX-NJU-Group
Users that are interested in YSYX-NJU-Group are comparing it to the libraries listed below
Sorting:
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆12Updated 2 years ago
- ☆29Updated 4 years ago
- ☆20Updated 2 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆12Updated 2 years ago
- Design and UVM-TB of RISC -V Microprocessor☆23Updated 11 months ago
- ☆10Updated 4 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆12Updated 4 years ago
- ☆34Updated 6 years ago
- RTL code of some arbitration algorithm☆14Updated 5 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆12Updated 5 years ago
- ☆12Updated 9 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- DMA Hardware Description with Verilog☆14Updated 5 years ago
- AXI Interconnect☆49Updated 3 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆10Updated 5 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- General Purpose AXI Direct Memory Access☆51Updated last year
- Verilog cache implementation of 4-way FIFO 16k Cache☆19Updated 12 years ago
- Basic floating-point components for RISC-V processors☆10Updated 7 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆51Updated 4 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆39Updated 2 years ago
- CORE-V MCU UVM Environment and Test Bench☆21Updated 11 months ago
- SoC Based on ARM Cortex-M3☆32Updated last month
- Synchronous FIFO design & verification using systemVerilog Assertions☆16Updated 3 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 8 years ago
- ☆25Updated 4 years ago
- Various low power labs using sky130☆12Updated 3 years ago
- ☆20Updated 2 years ago