kaitoukito / YSYX-NJU-GroupLinks
YSYX RISC-V Project NJU Study Group
☆15Updated 9 months ago
Alternatives and similar repositories for YSYX-NJU-Group
Users that are interested in YSYX-NJU-Group are comparing it to the libraries listed below
Sorting:
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- ☆36Updated 6 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆11Updated 5 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆35Updated 2 years ago
- AXI Interconnect☆53Updated 4 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆20Updated 12 years ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆15Updated 6 months ago
- ☆26Updated 4 years ago
- ☆20Updated 2 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- Design and UVM-TB of RISC -V Microprocessor☆27Updated last year
- ☆29Updated 5 years ago
- EE577b-Course-Project☆17Updated 5 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- ☆64Updated 3 years ago
- RTL code of some arbitration algorithm☆14Updated 6 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆40Updated 3 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆24Updated 5 years ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆14Updated 3 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 8 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆15Updated last year
- DDR3 function verification environment in UVM☆25Updated 7 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- Open IP in Hardware Description Language.☆28Updated 2 years ago
- ☆12Updated 9 years ago
- General Purpose AXI Direct Memory Access☆59Updated last year
- Implementation of the PCIe physical layer☆48Updated 2 months ago
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆19Updated 6 months ago