kaitoukito / YSYX-NJU-GroupLinks
YSYX RISC-V Project NJU Study Group
☆16Updated 7 months ago
Alternatives and similar repositories for YSYX-NJU-Group
Users that are interested in YSYX-NJU-Group are comparing it to the libraries listed below
Sorting:
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆35Updated 2 years ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆14Updated 5 months ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆13Updated 3 years ago
- AXI Interconnect☆52Updated 4 years ago
- ☆20Updated 2 years ago
- ☆26Updated 4 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- ☆34Updated 6 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆23Updated 5 years ago
- RTL code of some arbitration algorithm☆14Updated 6 years ago
- EE577b-Course-Project☆17Updated 5 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆20Updated 12 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆11Updated 5 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆12Updated 5 years ago
- Design and UVM-TB of RISC -V Microprocessor☆25Updated last year
- ☆60Updated 2 years ago
- General Purpose AXI Direct Memory Access☆57Updated last year
- ☆12Updated 9 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- 包括同步FIFO(输入输出位宽相同),异步FIFO(输入输出位宽相同),异步FIFO(能实现输出数据位宽是输入数据位宽的1/2或2倍)☆21Updated 2 years ago
- ☆29Updated 5 years ago
- Simple AMBA VIP, Include axi/ahb/apb☆27Updated last year
- DDR3 function verification environment in UVM☆25Updated 7 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆19Updated 7 years ago
- ☆20Updated 3 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆39Updated 3 years ago
- ☆10Updated 5 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆24Updated last year