kaitoukito / YSYX-NJU-GroupLinks
YSYX RISC-V Project NJU Study Group
☆16Updated 5 months ago
Alternatives and similar repositories for YSYX-NJU-Group
Users that are interested in YSYX-NJU-Group are comparing it to the libraries listed below
Sorting:
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆11Updated 2 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- ☆20Updated 2 years ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆12Updated 2 years ago
- ☆10Updated 4 years ago
- ☆28Updated 4 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- ☆33Updated 6 years ago
- Design and UVM-TB of RISC -V Microprocessor☆20Updated 11 months ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- AXI Interconnect☆49Updated 3 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆16Updated 10 years ago
- ☆25Updated 4 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11Updated 4 years ago
- ☆17Updated 10 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆19Updated 12 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆11Updated 4 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆9Updated 4 years ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- DMA Hardware Description with Verilog☆14Updated 5 years ago
- ☆19Updated 2 years ago
- RTL code of some arbitration algorithm☆14Updated 5 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆32Updated 2 years ago
- Basic floating-point components for RISC-V processors☆10Updated 7 years ago
- a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.☆11Updated 5 years ago
- SoC Based on ARM Cortex-M3☆32Updated 2 weeks ago
- HYF's high quality verilog codes☆13Updated 5 months ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago