Open-source Neural Processing Unit (NPU) from China ❤
☆48Jan 29, 2025Updated last year
Alternatives and similar repositories for Mayoiuta
Users that are interested in Mayoiuta are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A small Neural Network Processor for Edge devices.☆19Nov 22, 2022Updated 3 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆18Jun 26, 2026Updated last week
- The official NaplesPU hardware code repository☆32Jul 27, 2019Updated 6 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆24Apr 25, 2025Updated last year
- RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm☆33Nov 1, 2025Updated 8 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆25Jun 7, 2026Updated 3 weeks ago
- CORE-V MCU UVM Environment and Test Bench☆26Jul 19, 2024Updated last year
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 7 years ago
- ☆22Jul 3, 2025Updated last year
- Digital IC design and vlsi notes☆14Jun 24, 2020Updated 6 years ago
- SystemVerilog implemention of the TAGE branch predictor☆14May 26, 2021Updated 5 years ago
- ☆15Jul 28, 2022Updated 3 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆175Mar 5, 2025Updated last year
- ☆10Dec 15, 2023Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆22Sep 26, 2025Updated 9 months ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- Contains the code for the Flexus cycle-accurate simulator, used in QFlex.☆14Jun 15, 2026Updated 3 weeks ago
- ☆23Apr 24, 2026Updated 2 months ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆39Jun 23, 2026Updated last week
- Basic chisel difftest environment for RTL design (WIP☆21Mar 8, 2025Updated last year
- Gemini 30F2 (30F3 variant 00) MIPS Processor for NSCSCC2022☆11Sep 21, 2022Updated 3 years ago
- 5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany☆14Dec 4, 2025Updated 7 months ago
- ☆18Dec 21, 2020Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆14Nov 9, 2015Updated 10 years ago
- CVA6 softcore contest☆24Apr 17, 2026Updated 2 months ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 7 years ago
- RISC-V IOMMU in verilog☆22Jun 18, 2022Updated 4 years ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆24Mar 25, 2025Updated last year
- Formal Verification of RISC V IM Processor☆11Mar 27, 2022Updated 4 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆23Nov 24, 2025Updated 7 months ago
- DUTH RISC-V Superscalar Microprocessor☆35Oct 23, 2024Updated last year
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- ☆27Jun 21, 2024Updated 2 years ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆21Updated this week
- iEDA water-drop training initiative☆14Sep 10, 2024Updated last year
- verilog实现TPU中的脉动阵列计算卷积的module☆173May 10, 2025Updated last year
- some knowleage about SystemC/TLM etc.☆28Mar 6, 2026Updated 4 months ago
- Open source ISS and logic RISC-V 32 bit project☆60Jan 20, 2026Updated 5 months ago