jha-lab / acceltranLinks
[TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers
☆46Updated last year
Alternatives and similar repositories for acceltran
Users that are interested in acceltran are comparing it to the libraries listed below
Sorting:
- A co-design architecture on sparse attention☆52Updated 3 years ago
- Open-source of MSD framework☆16Updated last year
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆39Updated 2 years ago
- ☆27Updated 2 months ago
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆28Updated last year
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆32Updated this week
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆57Updated 3 months ago
- ☆47Updated 3 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆16Updated 11 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆54Updated this week
- ☆17Updated last month
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆79Updated 3 years ago
- ☆44Updated 2 years ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 2 years ago
- An FPGA Accelerator for Transformer Inference☆83Updated 3 years ago
- ☆43Updated 6 months ago
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆94Updated 9 months ago
- ☆35Updated 4 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆54Updated 3 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆53Updated 2 months ago
- ☆18Updated 2 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 3 years ago
- RTL implementation of Flex-DPE.☆103Updated 5 years ago
- Model LLM inference on single-core dataflow accelerators☆10Updated 4 months ago
- Implementation of Microscaling data formats in SystemVerilog.☆20Updated 10 months ago
- Sparse CNN Accelerator targeting Intel FPGA☆12Updated 3 years ago
- ☆29Updated last week
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆79Updated 11 months ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆57Updated 3 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago