jha-lab / acceltranLinks
[TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers
☆51Updated last year
Alternatives and similar repositories for acceltran
Users that are interested in acceltran are comparing it to the libraries listed below
Sorting:
- A co-design architecture on sparse attention☆51Updated 3 years ago
- ☆49Updated 3 years ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆32Updated this week
- Open-source of MSD framework☆16Updated last year
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆56Updated 4 months ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆39Updated 2 years ago
- An FPGA Accelerator for Transformer Inference☆88Updated 3 years ago
- [HPCA 2023] ViTCoD: Vision Transformer Acceleration via Dedicated Algorithm and Accelerator Co-Design☆110Updated 2 years ago
- ☆44Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆60Updated 4 months ago
- ☆35Updated 5 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆57Updated last month
- ☆28Updated 4 months ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 2 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆16Updated last year
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆80Updated 6 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆81Updated last year
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆29Updated last year
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆56Updated 3 months ago
- ☆17Updated 2 months ago
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆100Updated 11 months ago
- ☆47Updated 2 weeks ago
- RTL implementation of Flex-DPE.☆108Updated 5 years ago
- Model LLM inference on single-core dataflow accelerators☆12Updated 5 months ago
- ☆18Updated 2 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 4 years ago
- ☆71Updated 5 years ago
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆17Updated 4 months ago