An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences
☆34Mar 7, 2024Updated 2 years ago
Alternatives and similar repositories for SALO
Users that are interested in SALO are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ViTALiTy (HPCA'23) Code Repository☆25Mar 13, 2023Updated 3 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆63Nov 22, 2023Updated 2 years ago
- [HPCA 2023] ViTCoD: Vision Transformer Acceleration via Dedicated Algorithm and Accelerator Co-Design☆136Jun 27, 2023Updated 3 years ago
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆142Aug 27, 2024Updated 2 years ago
- ☆48Aug 23, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISC-V-based many-core neuromorphic architecture☆18Aug 1, 2026Updated 2 months ago
- Accelerate multihead attention transformer model using HLS for FPGA☆13Dec 7, 2023Updated 2 years ago
- Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and …☆16Aug 25, 2023Updated 3 years ago
- An Open-Source Processor for Accelerating Spiking Neural Network☆14Sep 30, 2022Updated 4 years ago
- A co-design architecture on sparse attention☆55Aug 23, 2021Updated 5 years ago
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆90Apr 28, 2024Updated 2 years ago
- ☆36Dec 22, 2025Updated 9 months ago
- Model LLM inference on single-core dataflow accelerators☆22Dec 16, 2025Updated 10 months ago
- HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference☆56Mar 24, 2024Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆21Dec 10, 2024Updated last year
- [HPCA 2026 Best Paper Candidate] Official implementation of "Focus: A Streaming Concentration Architecture for Efficient Vision-Language …☆67Feb 8, 2026Updated 8 months ago
- ☆49Apr 22, 2021Updated 5 years ago
- Edge-MoE: Memory-Efficient Multi-Task Vision Transformer Architecture with Task-level Sparsity via Mixture-of-Experts☆144May 10, 2024Updated 2 years ago
- ☆50Apr 8, 2023Updated 3 years ago
- [TRETS 2025][FPGA 2024] FPGA Accelerator for Imbalanced SpMV using HLS☆23Aug 24, 2025Updated last year
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆38Mar 12, 2026Updated 7 months ago
- A bit-level sparsity-awared multiply-accumulate process element.☆21Jul 9, 2024Updated 2 years ago
- Communication-Efficient Diffusion Denoising Parallelization via Reuse-then-Predict Mechanism (NIPS'25)☆17Oct 6, 2025Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- bitfusion verilog implementation☆13Feb 21, 2022Updated 4 years ago
- The official implementation of the DAC 2024 paper GQA-LUT☆26Dec 20, 2024Updated last year
- NeuPIMs: NPU-PIM Heterogeneous Acceleration for Batched LLM Inferencing☆131Jun 19, 2024Updated 2 years ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆27Jul 12, 2023Updated 3 years ago
- An FPGA Accelerator for Transformer Inference☆98Apr 29, 2022Updated 4 years ago
- Course Project for High Level Chip Design （高层次芯片设计）☆18Jan 2, 2025Updated last year
- [TVLSI'23] This repository contains the source code for the paper "FireFly: A High-Throughput Hardware Accelerator for Spiking Neural Net…☆26Aug 13, 2026Updated 2 months ago
- A comprehensive content-addressable accelerator simulation framework.☆22Apr 16, 2026Updated 6 months ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆274Mar 24, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Software generation for Bare-metal RISC-V + NVDLA SoC☆13Sep 5, 2025Updated last year
- Matrix Accelerator Generator for GeMM Operations based on SIGMA Architecture in CHISEL HDL☆15Mar 21, 2024Updated 2 years ago
- ☆125Nov 17, 2023Updated 2 years ago
- TileFlow is a performance analysis tool based on Timeloop for fusion dataflows☆72Apr 12, 2024Updated 2 years ago
- ☆49Dec 28, 2023Updated 2 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆47Jan 26, 2023Updated 3 years ago
- ☆10Mar 8, 2025Updated last year