sjtu-zhao-lab / SALOLinks
An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences
☆30Updated last year
Alternatives and similar repositories for SALO
Users that are interested in SALO are comparing it to the libraries listed below
Sorting:
- ☆48Updated 4 years ago
- A co-design architecture on sparse attention☆54Updated 4 years ago
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆117Updated last year
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆79Updated 8 months ago
- ViTALiTy (HPCA'23) Code Repository☆23Updated 2 years ago
- ☆29Updated 2 months ago
- ☆33Updated last week
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆54Updated 2 years ago
- ☆51Updated 3 weeks ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆107Updated 8 months ago
- [TRETS 2025][FPGA 2024] FPGA Accelerator for Imbalanced SpMV using HLS☆18Updated 4 months ago
- ☆25Updated 10 months ago
- PALM: A Efficient Performance Simulator for Tiled Accelerators with Large-scale Model Training☆20Updated last year
- [HPCA 2023] ViTCoD: Vision Transformer Acceleration via Dedicated Algorithm and Accelerator Co-Design☆125Updated 2 years ago
- ☆113Updated 2 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆18Updated last year
- MICRO22 artifact evaluation for Sparseloop☆45Updated 3 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆73Updated last month
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆45Updated last year
- Tender: Accelerating Large Language Models via Tensor Decompostion and Runtime Requantization (ISCA'24)☆24Updated last year
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆81Updated 9 months ago
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆22Updated 9 months ago
- ☆117Updated last year
- ☆35Updated 5 years ago
- Research about dataflow architecture☆12Updated 2 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆43Updated 2 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 5 months ago
- Computing in memory optimizes data handling by performing operations directly in memory, ideal for high-speed data processing needs. This…☆29Updated last year
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆69Updated 2 months ago
- ☆15Updated last year