CTSRD-CHERI / FluteView external linksLinks
RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
☆12May 3, 2024Updated last year
Alternatives and similar repositories for Flute
Users that are interested in Flute are comparing it to the libraries listed below
Sorting:
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆34Feb 7, 2026Updated last week
- Fuzz testing for Dafny☆13Jul 7, 2022Updated 3 years ago
- ForSyDe's Haskell-embedded Domain Specific Language☆12Apr 10, 2024Updated last year
- ☆15Jul 7, 2020Updated 5 years ago
- Chisel3 implementation of IEEE-754 compliant floating point data type (logic & representation)☆11Dec 16, 2019Updated 6 years ago
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Sep 13, 2023Updated 2 years ago
- ☆19Mar 17, 2021Updated 4 years ago
- CHERI-RISC-V model written in Sail☆66Jul 10, 2025Updated 7 months ago
- Low level arithmetic primitives in RTL☆23Apr 3, 2020Updated 5 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Jul 17, 2023Updated 2 years ago
- Verilog development and verification project for HOL4☆28Apr 25, 2025Updated 9 months ago
- Graph algorithms for machine learning frameworks☆30Mar 22, 2023Updated 2 years ago
- FUSION is an open-source project aimed at revolutionizing networking through the simulation of advanced SD-EONs and AI-enhanced networks,…☆13Jan 30, 2026Updated 2 weeks ago
- DASS HLS Compiler☆29Oct 4, 2023Updated 2 years ago
- CHERI C/C++ Programming Guide☆40Feb 7, 2026Updated last week
- ☆29Oct 4, 2017Updated 8 years ago
- FPGA-based stochastic gradient descent (powered by ZipML - Low-precision machine learning on reconfigurable hardware)☆33Feb 10, 2020Updated 6 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆38Jan 10, 2026Updated last month
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆39May 27, 2021Updated 4 years ago
- An executable specification of the RISCV ISA in L3.☆42Mar 1, 2019Updated 6 years ago
- CheriOS -- a minimal microkernel that demonstrates "clean-slate" CHERI memory protection and object capabilities☆42Dec 11, 2022Updated 3 years ago
- ☆13Mar 26, 2024Updated last year
- Structured Information on State and Evolution of Dockerfiles - Online Appendix☆10Mar 16, 2018Updated 7 years ago
- A curated list of resources for the æternity blockchain☆14Aug 12, 2024Updated last year
- ☆13Nov 29, 2025Updated 2 months ago
- A command line utility for downloading Xbox screenshots and game clips to local storage☆10Apr 22, 2024Updated last year
- LLVM trunk with poolalloc trunk modified to compile only DSA☆12Jul 9, 2015Updated 10 years ago
- Mirror only see https://gitlab.rtems.org/rtems/docs/rtems-docs/☆10Feb 4, 2026Updated last week
- Implementation of Tagged Memory security policies into Rocket Core☆10Nov 8, 2016Updated 9 years ago
- Public repository of the UCSC CMPE220 class project☆10Oct 8, 2017Updated 8 years ago
- socat(1) fork with AF_VSOCK support. vsock support is now available with mainline socat 1.7.4 available at http://www.dest-unreach.…☆10Jan 31, 2020Updated 6 years ago
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 8 years ago
- ☆10Oct 3, 2018Updated 7 years ago
- ☆11Sep 8, 2022Updated 3 years ago
- ☆12Jan 21, 2026Updated 3 weeks ago
- ☆12Feb 4, 2026Updated last week
- 📓 TextMate syntax highlighting for Extended Backus–Naur Form☆14Oct 30, 2016Updated 9 years ago
- Synthesisable SIMT-style RISC-V GPGPU☆48Jul 7, 2025Updated 7 months ago
- ☆10Jul 28, 2020Updated 5 years ago