CTSRD-CHERI / FluteLinks
RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
☆11Updated last year
Alternatives and similar repositories for Flute
Users that are interested in Flute are comparing it to the libraries listed below
Sorting:
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆33Updated this week
- RISC-V BSV Specification☆21Updated 5 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- CHERI-RISC-V model written in Sail☆65Updated 3 months ago
- A time-predictable processor for mixed-criticality systems☆58Updated 11 months ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆37Updated 4 years ago
- A formalization of the RVWMO (RISC-V) memory model☆35Updated 3 years ago
- RTLCheck☆22Updated 7 years ago
- COATCheck☆13Updated 6 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆37Updated 6 months ago
- OmniXtend cache coherence protocol☆82Updated 4 months ago
- Synthesisable SIMT-style RISC-V GPGPU☆41Updated 3 months ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 3 weeks ago
- A Modeling and Verification Platform for SoCs using ILAs☆77Updated last year
- PipeProof☆11Updated 5 years ago
- ☆19Updated 10 years ago
- A Bluespec SystemVerilog library of miscellaneous components☆18Updated 5 months ago
- Testing processors with Random Instruction Generation☆47Updated last month
- An executable specification of the RISCV ISA in L3.☆41Updated 6 years ago
- ☆29Updated 8 years ago
- This repository contains the hardware design source files of the Hex Five X300 RISC-V SoC. The X300 is Hex Five's official reference HW p…☆32Updated last year
- The PE for the second generation CGRA (garnet).☆17Updated 5 months ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- Peak : Processor Specification Language ala Newell and Bell's ISP☆20Updated last year
- A powerful and modern open-source architecture description language.☆43Updated 7 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 8 years ago
- A Hardware Pipeline Description Language☆47Updated 3 months ago
- ILA Model Database☆23Updated 5 years ago
- A Coherent Multiprocessor Cache Simulator Based on the SuperESCalar Cache Model☆28Updated 12 years ago