CTSRD-CHERI / FluteLinks
RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
☆11Updated last year
Alternatives and similar repositories for Flute
Users that are interested in Flute are comparing it to the libraries listed below
Sorting:
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆32Updated this week
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- RTLCheck☆22Updated 6 years ago
- CHERI-RISC-V model written in Sail☆60Updated last week
- A Hardware Pipeline Description Language☆45Updated last week
- ☆11Updated 3 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- A time-predictable processor for mixed-criticality systems☆59Updated 8 months ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆36Updated 4 years ago
- RISC-V BSV Specification☆20Updated 5 years ago
- Repo for all activity related to the ODSA Bunch of Wires Specification☆25Updated last year
- BSC Development Workstation (BDW)☆29Updated 8 months ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆36Updated 4 months ago
- A formalization of the RVWMO (RISC-V) memory model☆34Updated 3 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- A Modeling and Verification Platform for SoCs using ILAs☆78Updated last year
- A fault-injection framework using Chisel and FIRRTL☆36Updated 2 months ago
- Polyhedral High-Level Synthesis in MLIR☆33Updated 2 years ago
- A Coherent Multiprocessor Cache Simulator Based on the SuperESCalar Cache Model☆27Updated 11 years ago
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆31Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆26Updated 2 years ago
- ☆11Updated 4 years ago
- PipeProof☆11Updated 5 years ago
- ☆13Updated 8 years ago
- An executable specification of the RISCV ISA in L3.☆42Updated 6 years ago
- A coverage library for Chisel designs☆11Updated 5 years ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆84Updated last month
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14Updated 3 years ago
- ILA Model Database☆23Updated 4 years ago