CTSRD-CHERI / Flute
RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
☆11Updated last year
Alternatives and similar repositories for Flute
Users that are interested in Flute are comparing it to the libraries listed below
Sorting:
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆30Updated this week
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- A time-predictable processor for mixed-criticality systems☆58Updated 6 months ago
- RTLCheck☆21Updated 6 years ago
- RISC-V BSV Specification☆20Updated 5 years ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆17Updated 6 months ago
- DASS HLS Compiler☆29Updated last year
- CHERI-RISC-V model written in Sail☆59Updated last month
- A place to share libraries and utilities that don't belong in the core bsc repo☆35Updated 2 months ago
- ☆11Updated 3 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 3 years ago
- Polyhedral High-Level Synthesis in MLIR☆30Updated 2 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆36Updated 4 years ago
- An executable specification of the RISCV ISA in L3.☆42Updated 6 years ago
- ☆19Updated 10 years ago
- A formalization of the RVWMO (RISC-V) memory model☆32Updated 2 years ago
- FPGA synthesis tool powered by program synthesis☆46Updated last week
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 7 years ago
- BSC Development Workstation (BDW)☆28Updated 6 months ago
- BTOR2 MLIR project☆25Updated last year
- PipeProof☆11Updated 5 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Updated 8 years ago
- A Hardware Pipeline Description Language☆44Updated last year
- A fault-injection framework using Chisel and FIRRTL☆36Updated last week
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago
- ILA Model Database☆22Updated 4 years ago
- A Rocket-based RISC-V superscalar in-order core☆33Updated 2 weeks ago
- Papers, Posters, Presentations, Documentation...☆18Updated last year
- An instruction set simulator based on DBT-RISE implementing the RISC-V ISA☆35Updated last week
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆27Updated 4 months ago