CTSRD-CHERI / Flute
RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
☆11Updated 6 months ago
Related projects ⓘ
Alternatives and complementary repositories for Flute
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆22Updated last week
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆35Updated 3 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 4 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- RTLCheck☆17Updated 6 years ago
- A formalization of the RVWMO (RISC-V) memory model☆30Updated 2 years ago
- PipeProof☆11Updated 4 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆33Updated this week
- Testing processors with Random Instruction Generation☆29Updated last month
- A fault-injection framework using Chisel and FIRRTL☆34Updated last year
- The RiscvSpecKami package provides SiFive's RISC-V processor model. Built using Coq, this processor model can be used for simulation, mod…☆75Updated 4 years ago
- A time-predictable processor for mixed-criticality systems☆57Updated 2 weeks ago
- CHERI-RISC-V model written in Sail☆55Updated last week
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 7 years ago
- RISC-V BSV Specification☆17Updated 4 years ago
- An instruction set simulator based on DBT-RISE implementing the RISC-V ISA☆34Updated last month
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Updated 8 years ago
- Weekly RISC-V Newsletter☆28Updated 5 years ago
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆10Updated 3 years ago
- A DMA Controller for RISCV CPUs☆14Updated 9 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆15Updated 5 years ago
- A Hardware Pipeline Description Language☆40Updated last year
- SCARV: a side-channel hardened RISC-V platform☆24Updated last year
- A Modular Open-Source Hardware Fuzzing Framework☆29Updated 2 years ago
- A coverage library for Chisel designs☆11Updated 4 years ago
- An executable specification of the RISCV ISA in L3.☆41Updated 5 years ago
- This repository contains the hardware design source files of the Hex Five X300 RISC-V SoC. The X300 is Hex Five's official reference HW p…☆28Updated 9 months ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated last year
- The RTL source for AnyCore RISC-V☆30Updated 2 years ago
- DASS HLS Compiler☆27Updated last year