CTSRD-CHERI / FluteLinks
RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
☆11Updated last year
Alternatives and similar repositories for Flute
Users that are interested in Flute are comparing it to the libraries listed below
Sorting:
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆32Updated this week
- A place to share libraries and utilities that don't belong in the core bsc repo☆35Updated 2 months ago
- RISC-V BSV Specification☆20Updated 5 years ago
- A formalization of the RVWMO (RISC-V) memory model☆33Updated 2 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- CHERI-RISC-V model written in Sail☆59Updated 2 months ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆36Updated 4 years ago
- DASS HLS Compiler☆29Updated last year
- An executable specification of the RISCV ISA in L3.☆42Updated 6 years ago
- BSC Development Workstation (BDW)☆29Updated 7 months ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- Synthesisable SIMT-style RISC-V GPGPU☆33Updated 2 months ago
- Testing processors with Random Instruction Generation☆38Updated last week
- A Hardware Pipeline Description Language☆44Updated last year
- This repo contains source files and code for a synthesizable RISC-V processor with support for custom instructions in a co-processor.☆12Updated 6 years ago
- ☆27Updated 7 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆26Updated 2 years ago
- A time-predictable processor for mixed-criticality systems☆58Updated 7 months ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated 2 weeks ago
- Consistency checker for memory subsystem traces☆22Updated 8 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆40Updated 3 weeks ago
- A Bluespec SystemVerilog library of miscellaneous components☆16Updated last month
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- SForum 2020 : "A Run-time Hardware Routing Implementation for CGRA Overlays" code and data.☆11Updated 4 years ago
- Repo for all activity related to the ODSA Bunch of Wires Specification☆24Updated last year
- A Modeling and Verification Platform for SoCs using ILAs☆78Updated 11 months ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- An instruction set simulator based on DBT-RISE implementing the RISC-V ISA☆35Updated 3 weeks ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago