CTSRD-CHERI / FluteLinks
RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
☆11Updated last year
Alternatives and similar repositories for Flute
Users that are interested in Flute are comparing it to the libraries listed below
Sorting:
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆32Updated this week
- ☆11Updated 3 years ago
- RISC-V BSV Specification☆20Updated 5 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 7 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Updated 8 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆36Updated 4 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆35Updated 3 months ago
- CHERI-RISC-V model written in Sail☆60Updated last week
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- DASS HLS Compiler☆29Updated last year
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆19Updated 8 months ago
- A time-predictable processor for mixed-criticality systems☆58Updated 7 months ago
- A formalization of the RVWMO (RISC-V) memory model☆33Updated 3 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 3 years ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last week
- An executable specification of the RISCV ISA in L3.☆42Updated 6 years ago
- A DMA Controller for RISCV CPUs☆14Updated 9 years ago
- A Coherent Multiprocessor Cache Simulator Based on the SuperESCalar Cache Model☆27Updated 11 years ago
- BSC Development Workstation (BDW)☆29Updated 7 months ago
- An instruction set simulator based on DBT-RISE implementing the RISC-V ISA☆35Updated last month
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 7 years ago
- A home for Genesis2 sources.☆42Updated this week
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆13Updated 8 years ago
- ILA Model Database☆23Updated 4 years ago
- ☆27Updated 7 years ago
- ☆19Updated 10 years ago