CTSRD-CHERI / FluteLinks
RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
☆11Updated last year
Alternatives and similar repositories for Flute
Users that are interested in Flute are comparing it to the libraries listed below
Sorting:
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆32Updated last week
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- CHERI-RISC-V model written in Sail☆63Updated last month
- RTLCheck☆22Updated 6 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- A formalization of the RVWMO (RISC-V) memory model☆34Updated 3 years ago
- RISC-V BSV Specification☆20Updated 5 years ago
- A time-predictable processor for mixed-criticality systems☆59Updated 9 months ago
- ☆27Updated 7 years ago
- A Coherent Multiprocessor Cache Simulator Based on the SuperESCalar Cache Model☆27Updated 11 years ago
- PipeProof☆11Updated 5 years ago
- An executable specification of the RISCV ISA in L3.☆42Updated 6 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 7 years ago
- A Modeling and Verification Platform for SoCs using ILAs☆77Updated last year
- ILA Model Database☆23Updated 4 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆145Updated last week
- A Hardware Pipeline Description Language☆45Updated last month
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Updated 6 years ago
- ☆19Updated 10 years ago
- A fault-injection framework using Chisel and FIRRTL☆37Updated 3 months ago
- OmniXtend cache coherence protocol☆82Updated 2 months ago
- Memory consistency model checking and test generation library.☆15Updated 8 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆13Updated 4 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆36Updated 4 months ago
- Polyhedral High-Level Synthesis in MLIR☆33Updated 2 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆26Updated 2 years ago
- Peak : Processor Specification Language ala Newell and Bell's ISP☆20Updated last year
- DASS HLS Compiler☆29Updated last year
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆36Updated 4 years ago
- The PE for the second generation CGRA (garnet).☆17Updated 3 months ago