CTSRD-CHERI / FluteLinks
RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
☆12Updated last year
Alternatives and similar repositories for Flute
Users that are interested in Flute are comparing it to the libraries listed below
Sorting:
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆34Updated last week
- RISC-V BSV Specification☆23Updated 5 years ago
- A time-predictable processor for mixed-criticality systems☆60Updated last year
- CHERI-RISC-V model written in Sail☆66Updated 5 months ago
- RTLCheck☆24Updated 7 years ago
- Testing processors with Random Instruction Generation☆50Updated last month
- A formalization of the RVWMO (RISC-V) memory model☆35Updated 3 years ago
- A Modeling and Verification Platform for SoCs using ILAs☆81Updated last year
- Iodine: Verifying Constant-Time Execution of Hardware☆15Updated 4 years ago
- PipeProof☆11Updated 6 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 6 years ago
- Memory consistency model checking and test generation library.☆16Updated 9 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 4 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 3 months ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆37Updated 2 months ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆38Updated 4 years ago
- ILA Model Database☆24Updated 5 years ago
- A Hardware Pipeline Description Language☆49Updated 5 months ago
- ☆29Updated 8 years ago
- ☆19Updated 11 years ago
- A Coherent Multiprocessor Cache Simulator Based on the SuperESCalar Cache Model☆28Updated 12 years ago
- SCARV: a side-channel hardened RISC-V platform☆28Updated 2 years ago
- BSC Development Workstation (BDW)☆32Updated 2 months ago
- OmniXtend cache coherence protocol☆82Updated 6 months ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆28Updated 2 years ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14Updated 3 years ago
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆13Updated 5 years ago
- COATCheck☆13Updated 7 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 8 years ago
- CoreIR Symbolic Analyzer☆74Updated 5 years ago