CTSRD-CHERI / FluteLinks
RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
☆12Updated last year
Alternatives and similar repositories for Flute
Users that are interested in Flute are comparing it to the libraries listed below
Sorting:
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆33Updated this week
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 4 years ago
- CHERI-RISC-V model written in Sail☆65Updated 3 months ago
- RTLCheck☆22Updated 7 years ago
- RISC-V BSV Specification☆21Updated 5 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- ☆29Updated 8 years ago
- A coverage library for Chisel designs☆11Updated 5 years ago
- A Hardware Pipeline Description Language☆48Updated 3 months ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- ☆11Updated 3 years ago
- PipeProof☆11Updated 5 years ago
- A time-predictable processor for mixed-criticality systems☆60Updated 11 months ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆37Updated last week
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14Updated 3 years ago
- A Modeling and Verification Platform for SoCs using ILAs☆79Updated last year
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆37Updated 4 years ago
- Testing processors with Random Instruction Generation☆48Updated 3 weeks ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Updated 3 years ago
- Repo for all activity related to the ODSA Bunch of Wires Specification☆26Updated last year
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆12Updated 4 years ago
- A formalization of the RVWMO (RISC-V) memory model☆35Updated 3 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆27Updated 2 years ago
- ILA Model Database☆24Updated 5 years ago
- Papers, Posters, Presentations, Documentation...☆19Updated last year
- OmniXtend cache coherence protocol☆82Updated 4 months ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 8 years ago
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Updated 9 years ago
- The PE for the second generation CGRA (garnet).☆17Updated 6 months ago