CTSRD-CHERI / Flute
RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
☆11Updated 4 months ago
Related projects: ⓘ
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆21Updated this week
- RISC-V BSV Specification☆17Updated 4 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆35Updated 3 years ago
- ☆55Updated this week
- A formalization of the RVWMO (RISC-V) memory model☆30Updated 2 years ago
- Languages, Tools, and Techniques for Accelerator Design☆32Updated 2 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆31Updated this week
- RTLCheck☆17Updated 5 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 4 years ago
- SCARV: a side-channel hardened RISC-V platform☆24Updated last year
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆10Updated 3 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆11Updated 3 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 7 years ago
- PipeProof☆11Updated 4 years ago
- An example of on-boarding a PIO block in with duh and wake☆12Updated 3 years ago
- A DMA Controller for RISCV CPUs☆14Updated 9 years ago
- A fault-injection framework using Chisel and FIRRTL☆33Updated last year
- ☆18Updated 9 years ago
- A Hardware Pipeline Description Language☆39Updated 10 months ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆36Updated last year
- The PE for the second generation CGRA (garnet).☆16Updated 2 weeks ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated last year
- SForum 2020 : "A Run-time Hardware Routing Implementation for CGRA Overlays" code and data.☆11Updated 4 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Updated 8 years ago
- An executable specification of the RISCV ISA in L3.☆41Updated 5 years ago
- CHERI-RISC-V model written in Sail☆55Updated this week
- ☆24Updated 6 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated last year
- Polyhedral High-Level Synthesis in MLIR☆27Updated last year
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆15Updated 5 years ago