UCSBarchlab / RaceLogicLinks
Designs, infrastructure, and experiments around Race Logic
☆25Updated 5 years ago
Alternatives and similar repositories for RaceLogic
Users that are interested in RaceLogic are comparing it to the libraries listed below
Sorting:
- A Language for Closed-form High-level ARchitecture Modeling☆21Updated 5 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆32Updated 2 years ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆96Updated 2 months ago
- Time-sensitive affine types for predictable hardware generation☆146Updated 3 weeks ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- ☆13Updated 4 years ago
- ILA Model Database☆24Updated 5 years ago
- CGRA framework with vectorization support.☆40Updated this week
- ☆30Updated 6 years ago
- ☆24Updated 5 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆52Updated 2 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆40Updated 3 years ago
- ☆60Updated 2 years ago
- A Hardware Pipeline Description Language☆49Updated 4 months ago
- Next generation CGRA generator☆116Updated this week
- An introductory guide to Bluespec (BSV)☆66Updated 6 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 4 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- DATuner Repository☆17Updated 7 years ago
- Floating point modules for CHISEL☆31Updated 11 years ago
- A polyhedral compiler for hardware accelerators☆59Updated last year
- A standalone structural (gate-level) verilog parser☆40Updated last week
- ACT hardware description language and core tools.☆121Updated this week
- A Modeling and Verification Platform for SoCs using ILAs☆81Updated last year
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆14Updated 8 months ago
- Integer Multiplier Generator for Verilog☆23Updated 4 months ago
- SIMPLE MAGIC: Synthesis and In-memory MaPping of Logic Execution for Memristor Aided loGIC☆15Updated 5 years ago
- [FCCM 2023] PASTA: Programming and Automation Support for Scalable Task-Parallel HLS Programs on Modern Multi-Die FPGAs☆12Updated 5 months ago
- ☆63Updated 5 years ago
- PyLog: An Algorithm-Centric FPGA Programming and Synthesis Flow☆69Updated 2 years ago