UCSBarchlab / RaceLogicLinks
Designs, infrastructure, and experiments around Race Logic
☆25Updated 5 years ago
Alternatives and similar repositories for RaceLogic
Users that are interested in RaceLogic are comparing it to the libraries listed below
Sorting:
- A Language for Closed-form High-level ARchitecture Modeling☆21Updated 5 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated 2 years ago
- An introductory guide to Bluespec (BSV)☆62Updated 6 years ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆92Updated last year
- PACoGen: Posit Arithmetic Core Generator☆73Updated 5 years ago
- Time-sensitive affine types for predictable hardware generation☆145Updated last week
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- A Deep Learning Framework for the Posit Number System☆29Updated 11 months ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Updated 4 years ago
- ☆29Updated 6 years ago
- Verilog development and verification project for HOL4☆26Updated 2 months ago
- ☆13Updated 4 years ago
- CoreIR Symbolic Analyzer☆73Updated 4 years ago
- A polyhedral compiler for hardware accelerators☆59Updated 11 months ago
- PyLog: An Algorithm-Centric FPGA Programming and Synthesis Flow☆67Updated 2 years ago
- Floating point modules for CHISEL☆32Updated 10 years ago
- A Modeling and Verification Platform for SoCs using ILAs☆78Updated last year
- FPGA synthesis tool powered by program synthesis☆51Updated 2 weeks ago
- ☆40Updated 3 years ago
- ILA Model Database☆23Updated 4 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆40Updated 3 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- An advanced header-only exact synthesis library☆27Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Next generation CGRA generator☆112Updated this week
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- ☆103Updated 3 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 3 years ago
- Provides Spatial with front-end support from popular machine learning frameworks☆33Updated 5 years ago