UCSBarchlab / RaceLogicLinks
Designs, infrastructure, and experiments around Race Logic
☆25Updated 5 years ago
Alternatives and similar repositories for RaceLogic
Users that are interested in RaceLogic are comparing it to the libraries listed below
Sorting:
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆21Updated 5 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- Integer Multiplier Generator for Verilog☆23Updated 3 months ago
- SIMPLE MAGIC: Synthesis and In-memory MaPping of Logic Execution for Memristor Aided loGIC☆14Updated 5 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- Time-sensitive affine types for predictable hardware generation☆145Updated last week
- OpenDesign Flow Database☆16Updated 6 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 4 months ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆93Updated last month
- CGRA framework with vectorization support.☆35Updated last week
- ILA Model Database☆23Updated 5 years ago
- ☆30Updated 6 years ago
- Next generation CGRA generator☆115Updated this week
- A tool for synthesizing Verilog programs☆103Updated last month
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- ☆13Updated 5 years ago
- DATuner Repository☆17Updated 7 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆50Updated 2 years ago
- ☆13Updated 4 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 5 years ago
- A Modeling and Verification Platform for SoCs using ILAs☆78Updated last year
- [FCCM 2023] PASTA: Programming and Automation Support for Scalable Task-Parallel HLS Programs on Modern Multi-Die FPGAs☆12Updated 3 months ago
- Falcon Merlin Compiler☆41Updated 5 years ago
- An advanced header-only exact synthesis library☆28Updated 2 years ago
- ACT hardware description language and core tools.☆120Updated this week
- LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs☆17Updated last year
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆68Updated last year
- ☆87Updated last year
- FPGA acceleration of arbitrary precision floating point computations.☆40Updated 3 years ago