Alternatives and similar repositories for RaceLogic

Users that are interested in RaceLogic are comparing it to the libraries listed below

• UCSBarchlab / Charm
  A Language for Closed-form High-level ARchitecture Modeling
  ☆21Updated 5 years ago
• ymherklotz / vericert
  A formally verified high-level synthesis tool based on CompCert and written in Coq.
  ☆93Updated last year
• dillonhuff / clockwork
  A polyhedral compiler for hardware accelerators
  ☆59Updated last year
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆145Updated this week
• mrc-donato / CHIPKIT-Tutorial
  ☆15Updated 4 years ago
• StanfordAHA / garnet
  Next generation CGRA generator
  ☆113Updated this week
• cucapra / latte21
  Languages, Tools, and Techniques for Accelerator Design
  ☆33Updated 3 years ago
• PrincetonUniversity / IMDb-Archive
  ILA Model Database
  ☆23Updated 4 years ago
• artecs-group / PERCIVAL
  Open-Source Posit RISC-V Core with Quire Capability
  ☆65Updated 7 months ago
• circt-hls / circt-hls
  CIRCT-based HLS compilation flows, debugging, and cosimulation tools.
  ☆50Updated 2 years ago
• PrincetonUniversity / ILAng
  A Modeling and Verification Platform for SoCs using ILAs
  ☆77Updated last year
• scale-lab / la-core
  Linear algebra accelerators for RISC-V (published in ICCD 17)
  ☆66Updated 7 years ago
• upscale-project / generic-sqed-demo
  ☆13Updated 4 years ago
• scale-lab / BLASYS
  An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization
  ☆31Updated last year
• microsoft / Elastic-Silicon-Interconnect
  ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…
  ☆34Updated 4 years ago
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆45Updated last month
• rdaly525 / coreir
  ☆103Updated 3 years ago
• vegaluisjose / reticle
  ☆40Updated 3 years ago
• Xilinx / fpga24_routing_contest
  Runtime-First FPGA Interchange Routing Contest @ FPGA’24
  ☆33Updated 2 months ago
• StanfordAHA / aha
  ☆60Updated this week
• template-hls / template-hls-float
  ☆30Updated 6 years ago
• StanfordAHA / lassen
  The PE for the second generation CGRA (garnet).
  ☆17Updated 4 months ago
• mit-plv / hemiola
  A Coq framework to support structural design and proof of hardware cache-coherence protocols
  ☆14Updated 3 years ago
• kcamenzind / BluespecIntroGuide
  An introductory guide to Bluespec (BSV)
  ☆64Updated 6 years ago
• lana555 / dynamatic
  ☆87Updated last year
• wincle626 / HLS_Legup
  ☆28Updated 7 years ago
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆73Updated 4 years ago
• David-Durst / embeddedHaskellAetherling
  ☆26Updated 2 years ago
• temelmertcan / multgen
  Integer Multiplier Generator for Verilog
  ☆23Updated last month
• cdonovick / peak
  Peak : Processor Specification Language ala Newell and Bell's ISP
  ☆20Updated last year