Alternatives and similar repositories for RaceLogic:

Users that are interested in RaceLogic are comparing it to the libraries listed below

• UCSBarchlab / Charm
  A Language for Closed-form High-level ARchitecture Modeling
  ☆20Updated 5 years ago
• circt-hls / circt-hls
  CIRCT-based HLS compilation flows, debugging, and cosimulation tools.
  ☆49Updated last year
• spcl / apfp
  FPGA acceleration of arbitrary precision floating point computations.
  ☆38Updated 2 years ago
• StanfordAHA / aha
  ☆57Updated this week
• falconcomputing / merlin-compiler
  Falcon Merlin Compiler
  ☆39Updated 4 years ago
• yzwangfeng / reram-synthesis
  A synthesis flow for hybrid processing-in-RRAM modes
  ☆12Updated 3 years ago
• PrincetonUniversity / IMDb-Archive
  ILA Model Database
  ☆22Updated 4 years ago
• cornell-zhang / datuner
  DATuner Repository
  ☆18Updated 6 years ago
• lana555 / dynamatic
  ☆86Updated last year
• tancheng / VectorCGRA
  CGRA framework with vectorization support.
  ☆29Updated this week
• bring-your-own-core / byoc
  The OpenPiton Platform
  ☆28Updated last year
• cornell-zhang / GraphLily
  A graph linear algebra overlay
  ☆51Updated 2 years ago
• sld-columbia / hl5
  A 32-bit RISC-V Processor Designed with High-Level Synthesis
  ☆51Updated 5 years ago
• bespoke-silicon-group / bsg_bladerunner
  Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)
  ☆40Updated last week
• StanfordAHA / garnet
  Next generation CGRA generator
  ☆111Updated last week
• StanfordAHA / lassen
  The PE for the second generation CGRA (garnet).
  ☆17Updated this week
• scale-lab / BLASYS
  An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization
  ☆30Updated last year
• jianyicheng / DSS
  DASS HLS Compiler
  ☆29Updated last year
• wincle626 / HLS_Legup
  ☆26Updated 7 years ago
• mrc-donato / CHIPKIT-Tutorial
  ☆15Updated 4 years ago
• artecs-group / PERCIVAL
  Open-Source Posit RISC-V Core with Quire Capability
  ☆56Updated 2 months ago
• zhemao / chisel-float
  Floating point modules for CHISEL
  ☆32Updated 10 years ago
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆71Updated 4 years ago
• tancheng / mlir-cgra
  An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.
  ☆58Updated 6 months ago
• sfu-arch / muir
  ☆24Updated 4 years ago
• pnnl / arena
  The programming runtime and interfaces for ARENA.
  ☆14Updated 3 years ago
• StanfordAHA / lake
  Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…
  ☆21Updated last week
• lydiawunan / IronMan
  IronMan+alpha: Graph Neural Network and Reinforcement Learning in High-Level Synthesis
  ☆25Updated 2 years ago
• chipsalliance / fpga-interchange-schema
  ☆55Updated 2 years ago
• IBM / chiffre
  A fault-injection framework using Chisel and FIRRTL
  ☆36Updated 2 years ago