Designs, infrastructure, and experiments around Race Logic
☆26Jun 25, 2020Updated 6 years ago
Alternatives and similar repositories for RaceLogic
Users that are interested in RaceLogic are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RSFQ cell library☆45Mar 21, 2023Updated 3 years ago
- Fork of main gem5 repo: https://gem5.googlesource.com/public/gem5/☆27Updated this week
- A place to share libraries and utilities that don't belong in the core bsc repo☆40May 1, 2026Updated 2 months ago
- Verilog development and verification project for HOL4☆28Apr 25, 2025Updated last year
- ☆21Jan 31, 2026Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A Language for Closed-form High-level ARchitecture Modeling☆21Feb 10, 2020Updated 6 years ago
- RISC-V port to Parallella Board☆13Aug 22, 2016Updated 9 years ago
- Source code of the processing-in-memory simulator used in the GRIM-Filter paper published at BMC Genomics in 2018: "GRIM-Filter: Fast See…☆11Feb 5, 2018Updated 8 years ago
- DUTH RISC-V Microprocessor☆26Apr 5, 2026Updated 3 months ago
- A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…☆301Updated this week
- FPGA-based HyperLogLog Accelerator☆12Jul 13, 2020Updated 5 years ago
- Designing directory cache coherence protocols is complicated because coherence transactions are not atomic in modern multicore processors…☆16Jan 7, 2022Updated 4 years ago
- ☆11May 30, 2024Updated 2 years ago
- Optimized Circuit Generation for Secure Multiparty Computation☆12Nov 25, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- "Middleware" (infrastructure) for host-FPGA applications (e.g., accelerators)☆19Sep 26, 2024Updated last year
- ☆19Aug 7, 2023Updated 2 years ago
- original 8bit CPU of ICF3-Z☆12Feb 20, 2020Updated 6 years ago
- Haskell to D3.js binding by deep EDSL approach.☆23Sep 20, 2014Updated 11 years ago
- A Toy-Purpose TPU Simulator☆21Jun 7, 2024Updated 2 years ago
- This is a general-purpose simulator for unary computing based on PyTorch, with the paper accepted to ISCA 2020 and awarded IEEE Micro Top…☆47Jul 31, 2025Updated 11 months ago
- Low Precision Arithmetic Simulation in PyTorch - extension for posit and beyond☆16Dec 9, 2025Updated 6 months ago
- GenStore is the first in-storage processing system designed for genome sequence analysis that greatly reduces both data movement and comp…☆15Apr 6, 2022Updated 4 years ago
- oneAPI Deep Neural Network Library (oneDNN)☆10Feb 2, 2022Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Vascular Tree Synthesis Software. You will need CMake and ITK to run VascuSynth. Read the paper in the Insight Journal for instructions…☆12Jan 24, 2018Updated 8 years ago
- Encodes and decodes CWT, EAT and similar format tokens. It supports COSE format signing and verification as well as the UCCS unsigned for…☆11Jul 23, 2022Updated 3 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- SQL schema parser and code generator☆30Dec 18, 2023Updated 2 years ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆460Apr 5, 2026Updated 3 months ago
- Notionに毎日新しいarXiv論文のアブストラクト日本語訳 + αを表示するスクリプト☆12Jan 22, 2023Updated 3 years ago
- GuidedSampler: Coverage-guided Sampling of SMT Solutions☆15Jul 9, 2025Updated 11 months ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆15Nov 9, 2014Updated 11 years ago
- ☆12Jun 1, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- DEPRECATED. Please use Chipyard (https://github.com/ucb-bar/chipyard) to build BOOM☆37Oct 23, 2019Updated 6 years ago
- Go API client for arxiv.org☆20Feb 22, 2022Updated 4 years ago
- ☆10Aug 22, 2023Updated 2 years ago
- A Rust implementation of the Monkey programming language from https://interpreterbook.com/. MIT Licensed.☆17Nov 18, 2021Updated 4 years ago
- gem5 Tips & Tricks☆71Feb 25, 2020Updated 6 years ago
- RISC-V GPGPU☆38Mar 6, 2020Updated 6 years ago
- This repository contains sample code integrating Renode with Verilator☆26May 27, 2025Updated last year