UCSBarchlab / RaceLogicLinks
Designs, infrastructure, and experiments around Race Logic
☆25Updated 5 years ago
Alternatives and similar repositories for RaceLogic
Users that are interested in RaceLogic are comparing it to the libraries listed below
Sorting:
- A Language for Closed-form High-level ARchitecture Modeling☆21Updated 5 years ago
- Time-sensitive affine types for predictable hardware generation☆148Updated 3 weeks ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆32Updated 2 years ago
- ☆27Updated 4 years ago
- A Hardware Pipeline Description Language☆49Updated 6 months ago
- Open-Source Posit RISC-V Core with Quire Capability☆69Updated last year
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 8 years ago
- Next generation CGRA generator☆118Updated last week
- Floating point modules for CHISEL☆32Updated 11 years ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆97Updated this week
- PACoGen: Posit Arithmetic Core Generator☆76Updated 6 years ago
- ACT hardware description language and core tools.☆122Updated this week
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 6 years ago
- [FCCM 2023] PASTA: Programming and Automation Support for Scalable Task-Parallel HLS Programs on Modern Multi-Die FPGAs☆12Updated 7 months ago
- ☆15Updated 4 years ago
- ILA Model Database☆24Updated 5 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 4 years ago
- An introductory guide to Bluespec (BSV)☆66Updated 6 years ago
- Chisel/Firrtl execution engine☆155Updated last year
- CGRA framework with vectorization support.☆43Updated this week
- CoreIR Symbolic Analyzer☆74Updated 5 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆53Updated 2 years ago
- A polyhedral compiler for hardware accelerators☆59Updated last year
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆87Updated 3 months ago
- ☆30Updated 6 years ago
- ☆87Updated last year
- ☆104Updated 3 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Updated 5 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆70Updated 2 years ago
- ☆24Updated 5 years ago