Alternatives and similar repositories for ulx3s_bsv

Users that are interested in ulx3s_bsv are comparing it to the libraries listed below

• rsnikhil / Learn_Bluespec_and_RISCV_Design
  Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)
  ☆92Updated 2 months ago
• rsnikhil / Bluespec_BSV_Tutorial
  Bluespec BSV HLHDL tutorial
  ☆111Updated 9 years ago
• ucb-bar / fixedpoint
  Chisel Fixed-Point Arithmetic Library
  ☆16Updated last month
• tdb-alcorn / chisel-formal
  ☆24Updated 4 years ago
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆175Updated last week
• csail-csg / riscy
  Riscy Processors - Open-Sourced RISC-V Processors
  ☆73Updated 6 years ago
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆62Updated last week
• BSVLang / Main
  Main page
  ☆129Updated 5 years ago
• TsaiAnson / verif
  ☆12Updated 4 years ago
• YosysHQ / mcy
  Mutation Cover with Yosys (MCY)
  ☆89Updated this week
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆54Updated last month
• asyncvlsi / act
  ACT hardware description language and core tools.
  ☆121Updated this week
• csail-csg / pyverilator
  Python wrapper for verilator model
  ☆92Updated last year
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆186Updated last week
• ovh / sv2chisel
  (System)Verilog to Chisel translator
  ☆117Updated 3 years ago
• CTSRD-CHERI / bluecheck
  A generic test bench written in Bluespec
  ☆56Updated 5 years ago
• schoeberl / wildcat
  An implementation of RISC-V
  ☆46Updated last month
• agile-hw / lectures
  Lectures for the Agile Hardware Design course in Jupyter Notebooks
  ☆114Updated 2 months ago
• kcamenzind / BluespecIntroGuide
  An introductory guide to Bluespec (BSV)
  ☆66Updated 6 years ago
• Kuree / hgdb
  Hardware generator debugger
  ☆77Updated last year
• ymherklotz / verismith
  Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.
  ☆119Updated 8 months ago
• rameloni / tywaves-chisel
  A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…
  ☆55Updated last year
• pulp-platform / svase
  ☆33Updated last year
• B-Lang-org / bsc-contrib
  A place to share libraries and utilities that don't belong in the core bsc repo
  ☆37Updated this week
• rsnikhil / Tutorial_RISCV_Summit_2025
  Learn the Design of a 6-stage pipelined RISC-V CPU
  ☆17Updated 2 months ago
• ucb-art / fft
  ☆20Updated 5 years ago
• freechipsproject / ip-contributions
  For contributions of Chisel IP to the chisel community.
  ☆70Updated last year
• ucsc-vama / essent
  high-performance RTL simulator
  ☆185Updated last year
• bespoke-silicon-group / bsg_sv2v
  A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.
  ☆44Updated 2 years ago
• chiselverify / chiselverify
  A dynamic verification library for Chisel.
  ☆159Updated last year