Bluespec environment for working with the ulx3s board and its lattice ecp5 fpga
☆15Mar 9, 2025Updated last year
Alternatives and similar repositories for ulx3s_bsv
Users that are interested in ulx3s_bsv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Bluespec SystemVerilog extension for VS Code☆12Feb 6, 2024Updated 2 years ago
- Hacking repo for UL3XS FPGA stuff.☆22Aug 9, 2024Updated 2 years ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- Simodense: a RISC-V softcore for custom SIMD instructions☆17Aug 9, 2026Updated 2 months ago
- ☆21Mar 3, 2026Updated 7 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆109Jul 3, 2026Updated 3 months ago
- An introductory guide to Bluespec (BSV)☆69May 4, 2019Updated 7 years ago
- ☆18Jun 22, 2026Updated 4 months ago
- A zero weight ORM for sqlite3 in Python☆12Sep 13, 2025Updated last year
- ☆14Jun 20, 2025Updated last year
- eBPF tool to collect BOLT profile☆15Apr 9, 2026Updated 6 months ago
- ☆13Dec 6, 2021Updated 4 years ago
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆51Dec 30, 2024Updated last year
- A real-time multi-face recognition system that employs OpenFace☆21Jul 17, 2018Updated 8 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Bluespec SystemVerilog library for use of the IBM Coherent Accelerator-Processor Interface (CAPI)☆11May 25, 2016Updated 10 years ago
- A Z80 CPU implemented in Chisel.☆11Sep 20, 2020Updated 6 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆16Jan 14, 2021Updated 5 years ago
- ☆12Dec 13, 2013Updated 12 years ago
- Main page☆35Feb 12, 2020Updated 6 years ago
- CAD files for IRIS hardware designs☆13Aug 29, 2026Updated 2 months ago
- ☆11Jan 2, 2026Updated 9 months ago
- Scripts to automate building linux images for my emulator riscv_em☆16Jul 27, 2026Updated 3 months ago
- This repository contains CGRA-ME Framework from University of Toronto. This is uploaded in this repository only for quick and easy access…☆13Nov 15, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆10Oct 8, 2021Updated 5 years ago
- Customized console.log output with icons☆13Jul 25, 2015Updated 11 years ago
- Izumi is an instruction pipeline visualizer for Onikiri2-Kanata format based on Konata.☆13Feb 6, 2026Updated 8 months ago
- Hoddarla is an OS project in Golang targeting RISC-V 64-bit system.☆12Oct 28, 2021Updated 5 years ago
- Asynchronous Python module for Meteor's DDP protocol☆13Jun 22, 2018Updated 8 years ago
- A complete reimplementation of xv6 operating system (RISC-V) in Zig.☆14Oct 23, 2026Updated last week
- A collection of common Bluespec interfaces/modules.☆104Apr 19, 2024Updated 2 years ago
- ☆15Oct 23, 2026Updated last week
- ☆12Dec 1, 2014Updated 11 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Official code repository for "Pimba: A Processing-in-Memory Acceleration for Post-Transformer Large Language Model Serving [MICRO'25]"☆27Oct 23, 2025Updated last year
- A place to share libraries and utilities that don't belong in the core bsc repo☆41Oct 16, 2026Updated last week
- Reconfigurable Binary Engine☆18Mar 23, 2021Updated 5 years ago
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated 2 years ago
- A RISC-V assembler library for Scala/Chisel HDL projects☆16Aug 27, 2026Updated 2 months ago
- ☆23Mar 21, 2024Updated 2 years ago
- HSLUV implementation in Rust☆29Feb 12, 2021Updated 5 years ago