Bluespec environment for working with the ulx3s board and its lattice ecp5 fpga
☆15Mar 9, 2025Updated last year
Alternatives and similar repositories for ulx3s_bsv
Users that are interested in ulx3s_bsv are comparing it to the libraries listed below
Sorting:
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- An introductory guide to Bluespec (BSV)☆66May 4, 2019Updated 6 years ago
- ☆20Updated this week
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆94Oct 17, 2025Updated 4 months ago
- Hacking repo for UL3XS FPGA stuff.☆22Aug 9, 2024Updated last year
- Main page☆32Feb 12, 2020Updated 6 years ago
- Semi-private RTL development upstream of OpenCPI - this is *not* the OpenCPI repo!☆25Oct 19, 2016Updated 9 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆38Feb 16, 2026Updated 2 weeks ago
- Implementation of Tagged Memory security policies into Rocket Core☆10Nov 8, 2016Updated 9 years ago
- Nix flake for openXC7☆46Apr 3, 2025Updated 11 months ago
- build and package Inkscape on macOS☆10Dec 11, 2025Updated 2 months ago
- ⚡ A seamless integration of HuggingFace Transformers & Diffusers with RBLN SDK for efficient inference on RBLN NPUs.☆15Updated this week
- Bluespec SystemVerilog library for use of the IBM Coherent Accelerator-Processor Interface (CAPI)☆11May 25, 2016Updated 9 years ago
- A zero weight ORM for sqlite3 in Python☆12Sep 13, 2025Updated 5 months ago
- Automatically add pam_tid.so at each startup☆13Dec 14, 2021Updated 4 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Jan 14, 2021Updated 5 years ago
- cpp parser for reading a VCD (value change dump) file☆10Jul 15, 2013Updated 12 years ago
- OpenGL performance overlay for Linux, macOS, *BSD and Illumos☆16Oct 30, 2025Updated 4 months ago
- Hoddarla is an OS project in Golang targeting RISC-V 64-bit system.☆12Oct 28, 2021Updated 4 years ago
- Scala SBT (Giter8) Template (Multi-Module with App)☆10Dec 23, 2016Updated 9 years ago
- A Z80 CPU implemented in Chisel.☆11Sep 20, 2020Updated 5 years ago
- Formalization of Linear Logic☆11Jun 25, 2017Updated 8 years ago
- ☆16Jun 22, 2024Updated last year
- ☆15Nov 8, 2024Updated last year
- Library implementation of "Generic description of well-scoped, well-typed syntaxes"☆12Mar 25, 2018Updated 7 years ago
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated last year
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- ☆11May 24, 2019Updated 6 years ago
- ☆11Jan 2, 2026Updated 2 months ago
- Sphinx extension for visual documentation of hardware written in HWT☆11Nov 12, 2025Updated 3 months ago
- ☆11Dec 13, 2013Updated 12 years ago
- [CVPR 2023] "TrojViT: Trojan Insertion in Vision Transformers" by Mengxin Zheng, Qian Lou, Lei Jiang☆14Jan 5, 2024Updated 2 years ago
- Resources for Learning PLT Redex☆13Jul 24, 2021Updated 4 years ago
- Experimental implementation of a Cubical Type Theory modeled by presheaves over posets☆14Aug 19, 2024Updated last year
- Create and manage sbt process using unicorns and forks☆74Mar 14, 2018Updated 7 years ago
- Bluespec BSV HLHDL tutorial☆111Mar 29, 2016Updated 9 years ago
- NASTI slave compliant DDRx memory controller.☆11Aug 5, 2016Updated 9 years ago
- Initial Rust implementation of FAEST☆14Jul 6, 2023Updated 2 years ago
- Type theory in type theory☆16Feb 26, 2012Updated 14 years ago