Alternatives and similar repositories for ulx3s_bsv

Users that are interested in ulx3s_bsv are comparing it to the libraries listed below

• rsnikhil / Learn_Bluespec_and_RISCV_Design
  Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)
  ☆86Updated 2 weeks ago
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆162Updated last week
• rsnikhil / Bluespec_BSV_Tutorial
  Bluespec BSV HLHDL tutorial
  ☆110Updated 9 years ago
• kcamenzind / BluespecIntroGuide
  An introductory guide to Bluespec (BSV)
  ☆66Updated 6 years ago
• BSVLang / Main
  Main page
  ☆128Updated 5 years ago
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆216Updated 7 months ago
• schoeberl / wildcat
  An implementation of RISC-V
  ☆42Updated last month
• tdb-alcorn / chisel-formal
  ☆23Updated 4 years ago
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆160Updated last week
• agile-hw / lectures
  Lectures for the Agile Hardware Design course in Jupyter Notebooks
  ☆108Updated 5 months ago
• DFiantHDL / DFHDL
  DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language
  ☆91Updated last week
• csail-csg / pyverilator
  Python wrapper for verilator model
  ☆91Updated last year
• ucb-bar / fixedpoint
  Chisel Fixed-Point Arithmetic Library
  ☆16Updated 9 months ago
• CTSRD-CHERI / bluecheck
  A generic test bench written in Bluespec
  ☆56Updated 4 years ago
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆49Updated 3 weeks ago
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆168Updated this week
• asyncvlsi / act
  ACT hardware description language and core tools.
  ☆120Updated this week
• chiselverify / chiselverify
  A dynamic verification library for Chisel.
  ☆156Updated 11 months ago
• csail-csg / riscy
  Riscy Processors - Open-Sourced RISC-V Processors
  ☆73Updated 6 years ago
• TsaiAnson / verif
  ☆12Updated 4 years ago
• ovh / sv2chisel
  (System)Verilog to Chisel translator
  ☆117Updated 3 years ago
• chipsalliance / treadle
  Chisel/Firrtl execution engine
  ☆153Updated last year
• sequencer / zaozi
  A eDSL framework based on Scala and MLIR, focusing on the Hardware design.
  ☆55Updated last week
• freechipsproject / diagrammer
  Provides dot visualizations of chisel/firrtl circuits
  ☆122Updated 2 years ago
• ucb-bar / riscv-torture
  RISC-V Torture Test
  ☆200Updated last year
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆62Updated this week
• ymherklotz / verismith
  Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.
  ☆116Updated 5 months ago
• yaozhaosh / chisel-aes
  Chisel implementation of AES
  ☆23Updated 5 years ago
• bluespec / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆177Updated 5 months ago
• csail-csg / riscy-OOO
  RiscyOO: RISC-V Out-of-Order Processor
  ☆164Updated 5 years ago