Alternatives and similar repositories for ulx3s_bsv

Users that are interested in ulx3s_bsv are comparing it to the libraries listed below

• rsnikhil / Learn_Bluespec_and_RISCV_Design
  Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)
  ☆83Updated 2 months ago
• rsnikhil / Bluespec_BSV_Tutorial
  Bluespec BSV HLHDL tutorial
  ☆110Updated 9 years ago
• ucb-art / fft
  ☆20Updated 5 years ago
• CTSRD-CHERI / bluecheck
  A generic test bench written in Bluespec
  ☆55Updated 4 years ago
• B-Lang-org / bsc-contrib
  A place to share libraries and utilities that don't belong in the core bsc repo
  ☆37Updated 6 months ago
• YosysHQ / mcy
  Mutation Cover with Yosys (MCY)
  ☆87Updated last month
• TsaiAnson / verif
  ☆12Updated 4 years ago
• BSVLang / Main
  Main page
  ☆128Updated 5 years ago
• csail-csg / riscy
  Riscy Processors - Open-Sourced RISC-V Processors
  ☆73Updated 6 years ago
• ucb-bar / fixedpoint
  Chisel Fixed-Point Arithmetic Library
  ☆16Updated 9 months ago
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆152Updated this week
• ovh / sv2chisel
  (System)Verilog to Chisel translator
  ☆116Updated 3 years ago
• DFiantHDL / DFHDL
  DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language
  ☆90Updated this week
• Kuree / hgdb
  Hardware generator debugger
  ☆76Updated last year
• ucb-bar / barstools
  Useful utilities for BAR projects
  ☆32Updated last year
• pulp-platform / svase
  ☆32Updated 9 months ago
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆46Updated 2 weeks ago
• tdb-alcorn / chisel-formal
  ☆23Updated 4 years ago
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆165Updated last week
• agile-hw / lectures
  Lectures for the Agile Hardware Design course in Jupyter Notebooks
  ☆106Updated 4 months ago
• IBM / chiffre
  A fault-injection framework using Chisel and FIRRTL
  ☆37Updated 2 weeks ago
• kcamenzind / BluespecIntroGuide
  An introductory guide to Bluespec (BSV)
  ☆64Updated 6 years ago
• pulp-platform / cheshire-ihp130-o
  ☆53Updated 6 months ago
• j-marjanovic / chisel-bfm-tester
  BFM Tester for Chisel HDL
  ☆14Updated 3 years ago
• bluespec / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆177Updated 4 months ago
• bespoke-silicon-group / bsg_sv2v
  A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.
  ☆42Updated 2 years ago
• rsnikhil / goParseBSV
  A standalone parser for BSV (Bluespec SystemVerilog) written in Go
  ☆13Updated 8 years ago
• chiselverify / chiselverify
  A dynamic verification library for Chisel.
  ☆155Updated 10 months ago
• asyncvlsi / act
  ACT hardware description language and core tools.
  ☆120Updated last week
• ucb-bar / shuttle
  A Rocket-based RISC-V superscalar in-order core
  ☆35Updated 5 months ago