yonseicasl / Nebula
Nebula: Lightweight Neural Network Benchmarks
☆10Updated 5 months ago
Related projects: ⓘ
- NeuroSpector: Dataflow and Mapping Optimization of Deep Neural Network Accelerators☆16Updated 4 months ago
- ☆18Updated this week
- ☆21Updated 5 months ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆17Updated 5 years ago
- Heterogenous ML accelerator☆15Updated 5 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆26Updated last year
- MAFIA: Multiple Application Framework for GPU architectures☆24Updated 2 years ago
- ☆31Updated 3 years ago
- Heterogeneous simulator for DECADES Project☆28Updated 3 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆41Updated 3 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆35Updated 5 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆45Updated 2 years ago
- STONNE Simulator integrated into SST Simulator☆15Updated 5 months ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆31Updated 4 months ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆45Updated 4 years ago
- ☆17Updated last year
- A reference implementation of the Mind Mappings Framework.☆26Updated 2 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- MAESTRO binary release☆21Updated 4 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆44Updated 7 years ago
- ☆23Updated 3 years ago
- ordspecsim: The Swarm architecture simulator☆23Updated last year
- ☆16Updated 2 years ago
- A High-Level DRAM Timing, Power and Area Exploration Tool☆18Updated 4 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆13Updated 9 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆20Updated 6 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆41Updated 3 months ago
- ☆27Updated 5 years ago