yonseicasl / NebulaLinks
Nebula: Deep Neural Network Benchmarks in C++
☆13Updated 10 months ago
Alternatives and similar repositories for Nebula
Users that are interested in Nebula are comparing it to the libraries listed below
Sorting:
- ☆36Updated 7 months ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆44Updated 10 months ago
- ☆11Updated last year
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆65Updated last week
- NeuroSpector: Dataflow and Mapping Optimizer for Deep Neural Network Accelerators☆21Updated 7 months ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆58Updated 6 years ago
- ☆103Updated last year
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆56Updated 4 years ago
- ☆36Updated last year
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆23Updated 7 years ago
- agile hardware-software co-design☆52Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆71Updated last year
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated last month
- STONNE Simulator integrated into SST Simulator☆21Updated last year
- A Toy-Purpose TPU Simulator☆19Updated last year
- ☆36Updated 4 years ago
- gem5 repository to study chiplet-based systems☆84Updated 6 years ago
- Gem5 with PCI Express integrated.☆21Updated 7 years ago
- ☆28Updated 2 years ago
- ☆32Updated last year
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆19Updated 6 years ago
- Heterogenous ML accelerator☆19Updated 6 months ago
- Source code of the simulator used in the Mosaic paper from MICRO 2017: "Mosaic: A GPU Memory Manager with Application-Transparent Support…☆49Updated 7 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 4 years ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- MAFIA: Multiple Application Framework for GPU architectures☆27Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- GPGPU-SIM 使用篇☆14Updated 2 years ago
- A Cycle-level simulator for M2NDP☆32Updated 2 months ago