efeslab / optimus-hypervisor
☆18Updated 3 years ago
Alternatives and similar repositories for optimus-hypervisor:
Users that are interested in optimus-hypervisor are comparing it to the libraries listed below
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆19Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated last year
- Tutorial Material from the SST Team☆19Updated 8 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- Clio, ASPLOS'22.☆71Updated 2 years ago
- ☆27Updated 3 months ago
- Artifact, reproducibility, and testing utilites for gem5☆21Updated 3 years ago
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆17Updated 4 months ago
- ☆29Updated 3 years ago
- Modifications to GEM5 for running kernel bypass networking. (DPDK)☆15Updated last year
- ☆23Updated 3 years ago
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆18Updated 4 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 5 months ago
- A fast and scalable x86-64 multicore simulator☆31Updated 3 years ago
- Gem5 with PCI Express integrated.☆15Updated 6 years ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆101Updated last year
- Synthetic Traffic Models Capturing a Full Range of Cache Coherent Behaviour☆13Updated 5 years ago
- ☆33Updated 4 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- A parallel and distributed simulator for thousand-core chips☆22Updated 6 years ago
- ☆59Updated 6 months ago
- ☆89Updated 11 months ago
- GenStore is the first in-storage processing system designed for genome sequence analysis that greatly reduces both data movement and comp…☆12Updated 2 years ago
- ☆23Updated 4 years ago
- Polyhedral High-Level Synthesis in MLIR☆30Updated last year
- Memory System Microbenchmarks☆62Updated last year
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆31Updated this week
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆23Updated last year
- Hybrid BFS on Xilinx Zynq☆18Updated 9 years ago