☆20Jan 31, 2026Updated last month
Alternatives and similar repositories for optimus-hypervisor
Users that are interested in optimus-hypervisor are comparing it to the libraries listed below
Sorting:
- OPAE porting to Xilinx FPGA devices.☆39Aug 5, 2020Updated 5 years ago
- A hybrid cache sharing-partitioning tool for systems with Intel CAT support.☆31Mar 28, 2018Updated 7 years ago
- Slice-aware Memory Management - Exploiting NUCA Characteristic of LLC in Intel Processors☆41May 20, 2019Updated 6 years ago
- An infrastructure for inline acceleration of network applications☆30Oct 25, 2021Updated 4 years ago
- ☆30Apr 26, 2019Updated 6 years ago
- Enhanced PQOS (Intel RDT Software) with DDIO-related Functionalities☆16May 25, 2022Updated 3 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- ☆20Jun 12, 2024Updated last year
- This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…☆51Mar 17, 2024Updated 2 years ago
- (elastic) cuckoo hashing☆16Jun 20, 2020Updated 5 years ago
- GenStore is the first in-storage processing system designed for genome sequence analysis that greatly reduces both data movement and comp…☆14Apr 6, 2022Updated 3 years ago
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Jan 28, 2025Updated last year
- FlowBlaze: Stateful Packet Processing in Hardware☆71Nov 16, 2022Updated 3 years ago
- A new kind of hardware decompressor for Snappy decompression. Much faster than the existing software one.☆24Jun 27, 2023Updated 2 years ago
- ☆23Jul 21, 2022Updated 3 years ago
- IRN's packet processing logic synthesized using Xilinx Vivado HLS☆23Dec 14, 2018Updated 7 years ago
- Virtio implementation in SystemVerilog☆48Jan 23, 2018Updated 8 years ago
- Designs, infrastructure, and experiments around Race Logic☆25Jun 25, 2020Updated 5 years ago
- VexRiscv-SMP integration test with LiteX.☆25Nov 16, 2020Updated 5 years ago
- DUTH RISC-V Microprocessor☆25Dec 4, 2024Updated last year
- Resources for conference program chairs, especially in systems/PL areas of computer science.☆11May 14, 2023Updated 2 years ago
- Falcon Accelerated Genomics Pipelines☆15Oct 1, 2019Updated 6 years ago
- ☆11Dec 26, 2021Updated 4 years ago
- VHDL Bypass descriptor controller for Xilinx DMA IP for PCIe☆18Oct 23, 2019Updated 6 years ago
- Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…☆330Mar 6, 2026Updated 2 weeks ago
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆14Jun 1, 2017Updated 8 years ago
- ☆19Dec 4, 2025Updated 3 months ago
- [IEEE CAL 2025] Accelerating Page Migrations in Operating Systems with Intel DSA☆16Nov 20, 2024Updated last year
- some tlb experimentation code: calculate L1, L2 miss penalties and show cross-HT interference.☆15Aug 30, 2019Updated 6 years ago
- SmartSSD related benchmarks and toy applications☆13Nov 1, 2023Updated 2 years ago
- Creating beautiful gem5 simulations☆49Mar 22, 2021Updated 4 years ago
- ☆12Sep 25, 2024Updated last year
- Place & Router for Minetest☆18Nov 5, 2022Updated 3 years ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 6 months ago
- ☆11May 30, 2024Updated last year
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Feb 17, 2021Updated 5 years ago
- Tiered Memory Management Beyond Hotness (OSDI'25)☆33Jul 31, 2025Updated 7 months ago
- Hardware Snappy decompressor☆11Sep 11, 2024Updated last year
- A place to share libraries and utilities that don't belong in the core bsc repo☆38Feb 16, 2026Updated last month