☆20Jan 31, 2026Updated last month
Alternatives and similar repositories for optimus-hypervisor
Users that are interested in optimus-hypervisor are comparing it to the libraries listed below
Sorting:
- OPAE porting to Xilinx FPGA devices.☆39Aug 5, 2020Updated 5 years ago
- Slice-aware Memory Management - Exploiting NUCA Characteristic of LLC in Intel Processors☆41May 20, 2019Updated 6 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Dec 4, 2018Updated 7 years ago
- (elastic) cuckoo hashing☆16Jun 20, 2020Updated 5 years ago
- A hybrid cache sharing-partitioning tool for systems with Intel CAT support.☆31Mar 28, 2018Updated 7 years ago
- ☆30Apr 26, 2019Updated 6 years ago
- GenStore is the first in-storage processing system designed for genome sequence analysis that greatly reduces both data movement and comp…☆15Apr 6, 2022Updated 3 years ago
- An infrastructure for inline acceleration of network applications☆30Oct 25, 2021Updated 4 years ago
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Jan 28, 2025Updated last year
- ☆20Jun 12, 2024Updated last year
- Place & Router for Minetest☆18Nov 5, 2022Updated 3 years ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 5 months ago
- Falcon Accelerated Genomics Pipelines☆15Oct 1, 2019Updated 6 years ago
- Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…☆327Updated this week
- A new kind of hardware decompressor for Snappy decompression. Much faster than the existing software one.☆24Jun 27, 2023Updated 2 years ago
- Resource Allocation for Dynamic Demands☆22Dec 26, 2023Updated 2 years ago
- Tools and experiments for 0sim. Simulate system software behavior on machines with terabytes of main memory from your desktop.☆21May 27, 2020Updated 5 years ago
- Enhanced PQOS (Intel RDT Software) with DDIO-related Functionalities☆16May 25, 2022Updated 3 years ago
- Virtio implementation in SystemVerilog☆48Jan 23, 2018Updated 8 years ago
- DUTH RISC-V Microprocessor☆23Dec 4, 2024Updated last year
- It is a tool to analyze the pattern of memory mapped file I/O using Intel pin.☆19Apr 2, 2018Updated 7 years ago
- VHDL Bypass descriptor controller for Xilinx DMA IP for PCIe☆18Oct 23, 2019Updated 6 years ago
- This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…☆51Mar 17, 2024Updated last year
- Accel-config / libaccel-config☆71Jul 31, 2025Updated 7 months ago
- Cluster Far Mem, framework to execute single job and multi job experiments using fastswap☆21Jan 12, 2024Updated 2 years ago
- Passive Disaggregated Persistent Memory at USENIX ATC 2020.☆51Nov 2, 2020Updated 5 years ago
- Designs, infrastructure, and experiments around Race Logic☆25Jun 25, 2020Updated 5 years ago
- Hi-DMM: High-Performance Dynamic Memory Management in HLS (High-Level Synthesis)☆25Oct 30, 2018Updated 7 years ago
- IRN's packet processing logic synthesized using Xilinx Vivado HLS☆23Dec 14, 2018Updated 7 years ago
- https://rs3lab.github.io/SynCord/☆26Nov 23, 2022Updated 3 years ago
- ☆24Jul 21, 2022Updated 3 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆62Jun 27, 2025Updated 8 months ago
- VexRiscv-SMP integration test with LiteX.☆26Nov 16, 2020Updated 5 years ago
- Networking Template Library for Vivado HLS☆28Jul 12, 2020Updated 5 years ago
- Pythia is a set of RDMA-based remote side-channel attacks. USENIX Security 2019.☆30Oct 24, 2020Updated 5 years ago
- ☆25May 26, 2021Updated 4 years ago
- Chisel artifacts developed under IBM's involvement with the DARPA PERFECT program☆30Sep 17, 2025Updated 5 months ago
- Basic floating-point components for RISC-V processors☆67Dec 4, 2019Updated 6 years ago