The hardware implementation of UDP in Bluespec SystemVerilog
☆14Jun 3, 2024Updated last year
Alternatives and similar repositories for blue-udp
Users that are interested in blue-udp are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RoCEv2 hardware implementation in Bluespec SystemVerilog☆36Feb 26, 2026Updated 3 months ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆40May 1, 2026Updated 3 weeks ago
- FPGA implementation of a CDR targeting a Xilinx Kintex-7 for data rates up to 250 MHz☆19Nov 15, 2021Updated 4 years ago
- Vim plugin for Bluespec SystemVerilog (BSV)☆12Nov 8, 2020Updated 5 years ago
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆14Dec 20, 2016Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Linux UIO Library in Rust☆21Apr 14, 2026Updated last month
- Bluespec SystemVerilog library for use of the IBM Coherent Accelerator-Processor Interface (CAPI)☆11May 25, 2016Updated 10 years ago
- Development area for another repo: Learn_Bluespec_and_RISCV_Design☆13Nov 10, 2025Updated 6 months ago
- ☆11Jan 2, 2026Updated 4 months ago
- Multi-Platform Architecture for Sequence Aligner (MASA) is a flexible software framework that simplifies the creation of DNA sequence ali…☆12Oct 22, 2021Updated 4 years ago
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 2 years ago
- ☆18Jan 15, 2026Updated 4 months ago
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆99Oct 17, 2025Updated 7 months ago
- My notes for DDR3 SDRAM controller☆53Feb 23, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Working on a Performance Analyser using ImGui☆12Aug 31, 2017Updated 8 years ago
- Bluespec environment for working with the ulx3s board and its lattice ecp5 fpga☆15Mar 9, 2025Updated last year
- Digital signal processing library☆18Oct 13, 2020Updated 5 years ago
- RDMA programming example☆19Aug 26, 2023Updated 2 years ago
- LAPACK source of choice☆14Oct 6, 2025Updated 7 months ago
- A Portable Linux-based Firmware for NVMe Computational Storage Devices☆32Jun 10, 2025Updated 11 months ago
- ☆23Mar 21, 2024Updated 2 years ago
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 2 years ago
- A RISC-V OS written in Zig.☆23Dec 21, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- NoC based MPSoC☆11Jul 17, 2014Updated 11 years ago
- ☆12Sep 20, 2022Updated 3 years ago
- ☆19Jun 9, 2023Updated 2 years ago
- Block diagrams in ASCII☆18Oct 17, 2025Updated 7 months ago
- ☆30Jan 18, 2023Updated 3 years ago
- Bluespec H.264 Decoder☆12Jul 17, 2014Updated 11 years ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago
- an open database of human head models and companion optode locations for realistic Monte Carlo photon simulations☆15Nov 19, 2025Updated 6 months ago
- HDL components to build a customized Wishbone crossbar switch☆15May 30, 2019Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- MBLANC: mini Board Lab and Companion☆11Jan 5, 2023Updated 3 years ago
- Synchronous Slave FIFO Interface between Xilinx Spartan 3E and Cypress FX3☆15Mar 11, 2015Updated 11 years ago
- TX only RoCEv2. Super stripped down version of a RoCEv2 endpoint.☆47Apr 27, 2026Updated 3 weeks ago
- Small CLI tool to login AWS accounts using SSO.☆15May 15, 2026Updated last week
- High Resolution Multi-slope ADC Kicad Files☆15Sep 18, 2021Updated 4 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆13Jul 30, 2021Updated 4 years ago
- Connectal is a framework for software-driven hardware development.☆178Oct 16, 2023Updated 2 years ago